

135 4877
 005120
 ORIG
 ATM.



Features

Paged Configurations with Page Reset on Power-Up
 AT27C512 - Not Paged, 64K x 8
 AT27C513 - 4 Pages, 16K x 8
 AT27C515 - 2 Pages, 32K x 8

Low Power CMOS Operation
 40mA max. Active at 5MHz
 100µA max. Standby

Fast Read Access Time - 120ns
 5V ± 10% Supply

High Reliability CMOS Technology
 2000V ESD Protection
 200mA Latchup Immunity

Two-Line Control & JEDEC Standard Pinout
 CMOS & TTL Compatible
 Integrated Product Identification Code
 Full Military, Commercial and Industrial Temperature Ranges


512K CMOS

UV ERASABLE

PROM

774776
 AT27C512
 AT27C513
 AT27C515


Block Diagram



Part	Address Pins	Number of Pages ¹	Bits Per Page
AT27C512	A ₀ - A ₁₀	-	524,288
AT27C513	A ₀ - A ₁₀	4	131,072
AT27C515	A ₀ - A ₁₄	2	262,144


¹ AT27C513 and AT27C515 only

Pin Configuration



PIN NAMES

A ₀ - A _n	ADDRESS
CE	CHIP ENABLE
OE/V _{pp}	OUTPUT ENABLE/V _{pp}
WE	PAGE WRITE ENABLE
I/O ₀ -I/O _n	INPUT/OUTPUT
Q ₀ -Q ₇	OUTPUTS
N.C.	NO CONNECT



Note: Pin 1 (N.C.) on AT27C513 can be left floating or tied to any voltage between -0.1V and Vcc + 1V

Description

The ATMEL 27C512, 27C513, 27C515 is a family of low-power, high performance 524,288 bit Ultraviolet Erasable and Electrically Programmable Read Only Memories (EPROM). These devices require only one 5V power supply in normal read mode operation. Any byte can be accessed in less than 120ns, making this part compatible with high performance microprocessor systems by eliminating the need for speed-reducing WAIT states.

The AT27C512 is organized 64K x 8. The AT27C513 and AT27C515 feature page mode addressing. ATMEL's 27C513 has 4 pages, each organized 16K x 8, and provides a compatible upgrade for existing 128K EPROM based designs. The AT27C515 presents 2 pages of 32K x 8 memory to allow a doubling of available memory in existing systems using 256K EPROM. Both increased memory capacity and improved system performance can now be easily retrofitted without using costly additional board space.

The AT27C513 and AT27C515 have an automatic page latch clear circuit to ensure consistent page selection during system bootstrapping. The page latches are automatically reset to page 0 upon power-up (resets typically for $V_{cc} < 3.8V$).

ATMEL's 1.5 micron CMOS technology provides optimum speed, low power and high noise immunity. Power consumption is typically only 15mA in Active Mode and less than 10uA in Standby. In addition to the speed, power and reliability advantages of the CMOS process, the CMOS technology is an extension of ATMEL's high quality and highly manufacturable floating poly EPROM technology.

These parts are available in industry standard JEDEC-approved 28-pin DIP or 32-pad LCC packages. All devices feature a two line control (CE,OE) to give designers the flexibility to prevent bus contention.

With a high density 64K byte storage capability, the ATMEL 512K EPROMs allow firmware to be stored reliably and to be quickly accessed by the system without the delays of mass storage media.

All ATMEL 512K EPROMs have additional features to ensure high quality and efficient production use. The fast programming algorithm reduces the time required to program the chip and guarantees reliable programming. Programming time is typically 4 msec per byte. The Integrated Product Identification Code electronically identifies the device and manufacturing origin. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages.

Operating Modes

PIN	CE	OE/V _{PP}	WE	A _i	V _{CC}	Outputs	I ² O/I
MODE	(20)	(22)			(28)	(13,15-19)	(11,12)
Read	V _{IL}	V _{IL}	V _{HI}	A _i	V _{CC}	D _{OUT}	D _{OUT}
Output Disable	V _{IL}	V _{HI}	V _{HI}	X ¹	V _{CC}	High Z	High Z
Standby	V _{HI}	X	X	X	V _{CC}	High Z	High Z
Fast PGM ²	V _{IL}	V _{PP}	V _{HI}	A _i	V _{CC}	D _{IN}	D _{IN}
PGM Inhibit	V _{HI}	V _{PP}	V _{HI}	X	V _{CC}	High Z	High Z
Page Select Write ³	V _{IL}	V _{HI}	V _{IL}	X	V _{CC}	High Z	Page D _{IN}
Product Identification	V _{IL}	V _{IL}	V _{HI}	A ₄₅	V _{CC}	Ident.Code	Ident.Code

Notes:

1. X can be V_{IL} or V_{HI}
2. Refer to programming characteristics.
3. AT27C513 and AT27C515 only.
4. V_{HI} = 12.0±0.5V.
5. Two Identifier bytes may be selected. All A_i inputs are held low (V_{IL}), except A₉, which is set to V_{HI} and A₀, which is toggled low (V_{IL}) to select the Manufacturer's Identification byte and high (V_{HI}) to select the Device Code byte.

Page Selection Data (27C513 & 27C515 Only)

Part	27C513		27C515
Input/Output Pin	I/O ₁	I/O ₀	I/O ₀
Page Selection	[12]	[11]	[11]
Select Page 0	V _{IL}	V _{IL}	V _{IL}
Select Page 1	V _{IL}	V _{IH}	V _{IH}
Select Page 2	V _{IH}	V _{IL}	-
Select Page 3	V _{IH}	V _{IH}	-

Absolute Maximum Ratings*

Temperature Under Bias	-55°C to +125°C
Storage Temperature	-65°C to +150°C
All Input Voltages (including N.C. Pins) w/Respect to Ground	-0.6V to +6.25V
All Output Voltages w/Respect to Ground	-0.6V to V _{cc} +0.6V
Voltage on Pin 24 w/Respect to Ground	-0.6V to +13.5V
V _{pp} Supply Voltage w/Respect to Ground	-0.6V to +14.0V
Integrated UV Erase Dose	7258 W*sec/cm ²

*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. and A.C. Operating Conditions for Read and Page Select Operation

		27C512-12	27C512-15	27C512-17	27C512-20	27C512-25
		27C513-12	27C513-15	27C513-17	27C513-20	27C513-25
		27C515-12	27C515-15	27C515-17	27C515-20	27C515-25
Operating Temperature	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C
	Ind. ²		-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
	Mil. ²		-55°C - 125°C	-55°C - 125°C	-55°C - 125°C	-55°C - 125°C
V _{cc} Power Supply ¹		5V±5%	5V±10%	5V±10%	5V±10%	5V±10%

D.C. and Operating Characteristics for Read and Page Select Operation

Symbol	Parameter	Min	Max	Units	Test Conditions
I _{IL}	Input Load Current		10	μA	V _{IN} =-0.1 to V _{cc} +1.0V
I _{LO}	Output Leakage Current		10	μA	V _{OUT} =-0.1 to V _{cc} +0.1V
I _{SB}	V _{cc} Standby Current	Com.	100	μA	CE=V _{cc} -0.3 to V _{cc} +1.0V
		Ind.,Mil.	200	μA	
		Com.	2	mA	CE=2.0 to V _{cc} +1.0V
	Ind.,Mil.	3	mA		
I _{CC}	V _{cc} Active Current	Com.	40	mA	f=5MHz, CE=V _{IL} , I _{OUT} =0mA
		Ind.,Mil.	50	mA	
V _{IL}	Input Low Voltage	-1	+0.8	V	
V _{IH}	Input High Voltage	2.0	V _{cc} +1	V	
V _{OL}	Output Low Voltage		0.45	V	I _{OL} =2.1mA
V _{OH}	Output High Voltage		2.4	V	I _{OH} =-400μA
			V _{cc} -0.1	V	I _{OH} =-50μA


Notes:

- V_{cc} must be applied simultaneously or before CE/V_{pp} and removed simultaneously or after CE/V_{pp}
- Extended temperature operation guaranteed with 400 linear feet per minute of air flow.

A.C. Characteristics for Read Operation

Symbol	Parameter	27C512-12		27C512-15		27C512-17		27C512-20		27C512-25		Units	Test Conditions
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
t_{Acc}	Address to Output Delay		120		150		170		200		250	ns	$CE=OE/V_{PP}=V_H$
t_{CE}	CE to Output Delay		120		150		170		200		250	ns	$OE/V_{PP}=V_H$
t_{OE}	\overline{OE}/V_{PP} to Output Delay		65		70		70		75		100	ns	$CE=V_H$
$t_{F}^{1,2}$	\overline{OE}/V_{PP} or CE High to Output Float		50		50		50		55		60	ns	$CE=V_H$
t_{H}	Output Hold from Address, CE or \overline{OE}/V_{PP} whichever occurred first		0		0		0		0		0	ns	$CE=OE/V_{PP}=V_H$

A.C. Waveforms for Read Operation'




Notes:

1. Timing measurement references are 0.8V and 2.0V. Input Driving Levels are 0.45V and 2.4V, unless otherwise specified.
2. t_F is specified from \overline{OE}/V_{PP} or CE, whichever occurs first.
3. \overline{OE}/V_{PP} may be delayed up to $t_{CE} - t_{OE}$ after the falling edge of CE without impact on t_{CE} .
4. \overline{OE}/V_{PP} may be delayed up to $t_{Acc} - t_{OE}$ after the address is valid without impact on t_{Acc} .
5. This parameter is only sampled and is not 100% tested.

A.C. Characteristics for Page Select (27C513 & 27C515 Only)

Symbol	Parameter	27C513-12		27C513-15		27C513-17		27C513-20		27C513-25		Units	Test Conditions
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
t_{CE}	CE to End of Write		110		110		125		145		180	ns	$\overline{\text{OE}}/\text{V}_{\text{PP}} = \text{V}_{\text{IH}}$
t_{WP}	Write Pulse Width		60		60		70		80		100	ns	$\overline{\text{OE}}/\text{V}_{\text{PP}} = \text{V}_{\text{IH}}$
t_{VR}	Write Recovery Time		20		20		20		20		20	ns	
t_{DS}	Data Setup Time		35		35		40		45		50	ns	$\overline{\text{OE}}/\text{V}_{\text{PP}} = \text{V}_{\text{IH}}$
t_{DH}	Data Hold Time		20		20		20		20		20	ns	$\overline{\text{OE}}/\text{V}_{\text{PP}} = \text{V}_{\text{IH}}$
t_{CS}	CE to Write Setup Time		0		0		0		0		0	ns	$\overline{\text{OE}}/\text{V}_{\text{PP}} = \text{V}_{\text{IH}}$
t_{VH}	WE Low from $\overline{\text{OE}}/\text{V}_{\text{PP}}$ High Delay Time		50		50		50		50		55	ns	


A.C. Waveforms for Page Select (27C513 & 27C515 Only)



Notes:

1. Writing can be terminated by either $\overline{\text{CE}}$ or $\overline{\text{WE}}$ going high after the minimum t_{vr} requirement has been met.
2. $\overline{\text{OE}}/\text{V}_{\text{pp}}$ must be high during a Page Select Write.
3. Page Select Inputs (I/O_1 is only for 27C513)


Input Test Waveforms and Measurement Levels



AC MEASUREMENT LEVELS AC DRIVING LEVELS

t_r, t_f 10 to 90% \leq 20ns

Output Test Load



Note: $C_L = 100\text{pF}$
Including jig capacitance.

Pin Capacitance

($f = 1\text{MHz}$ $T = 25^\circ\text{C}$)

	TYP ¹	MAX	UNITS	CONDITIONS
C_{IN}	4	6	pF	$V_{\text{IN}} = 0\text{V}$
C_{OUT}	8	12	pF	$V_{\text{OUT}} = 0\text{V}$

Notes: 1. Typical values for nominal supply voltages.

D.C. Programming Characteristics

$T_A=25\pm 5^\circ\text{C}$, $V_{CC}=6.0\pm 0.25\text{V}$, $\overline{\text{OE}}/V_{PP}=12.5\pm 0.5\text{V}$

Symbol	Parameter	Limits		Unit	Test Conditions (see note 1)
		Min	Max		
I_{LI}	Input Current (All Inputs)	10		μA	$V_{IH}=V_{IL}$ or V_{OH}
V_{IL}	Input Low Level (All Inputs)	-0.1	0.8	V	
V_{IH}	Input High Level	2.0	$V_{CC}+1$	V	
V_{OL}	Output Low Voltage During Verify	0.45		V	$I_{OL}=2.1\text{mA}$
V_{OH}	Output High Voltage During Verify	2.4		V	$I_{OH}=-400\mu\text{A}$
I_{CC}	V_{CC} Supply Current (Program & Verify)	40		mA	
I_{PP}	$\overline{\text{OE}}/V_{PP}$ Supply Current (Program)	25		mA	$\text{CE}=V_{IL}$
V_{ID}	A_9 Product Ident- tification Voltage	11.5	12.5	V	

Notes:

- V_{CC} must be applied simultaneously or before $\overline{\text{OE}}/V_{PP}$ and removed simultaneously or after $\overline{\text{OE}}/V_{PP}$.
- This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven - see timing diagram.
- Initial Program Pulse width tolerance is $1\text{ msec}\pm 5\%$.
- The length of the overprogram pulse may vary from 2.85 msec to 78.75 msec as a function of the iteration counter value X.

A.C. Programming Characteristics


$T_A=25\pm 5^\circ\text{C}$, $V_{CC}=6.0\pm 0.25\text{V}$, $\overline{\text{OE}}/V_{PP}=12.5\pm 0.5\text{V}$

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
t_{AS}	Address Setup Time	2			μs
t_{DES}	$\overline{\text{OE}}/V_{PP}$ Setup Time	2			μs
t_{DEH}	$\overline{\text{OE}}/V_{PP}$ Hold Time	2			μs
t_{DS}	Data Setup Time	2			μs
t_{AH}	Address Hold Time	0			μs
t_{DH}	Data Hold Time	2			μs
t_{DFP}^E	CE High to Output Float Delay	0		130	ns
t_{VES}	V_{CC} Setup Time	2			μs
t_{PV}	CE Initial Program Pulse Width	0.95	1.0	1.05	ms
t_{OPV}^A	CE Overprogram Pulse Width	2.85		78.75	ms
t_{DV}	Data Valid from CE			1	μs
t_{VR}	$\overline{\text{OE}}/V_{PP}$ Recovery Time	2			μs
t_{PRT}	$\overline{\text{OE}}/V_{PP}$ Pulse Rise Time During Programming	50			ns

*A.C. Conditions of Test

Input Rise and Fall Times (10% to 90%)	20ns
Input Pulse Levels	0.45V to 2.4V
Input Timing Reference Level	0.8V to 2.0V
Output Timing Reference Level	0.8V to 2.0V

Programming Waveforms ^{1,3,4}



Notes:

- The Input Timing Reference Level is 0.8V for V_{IL} and 2.0V for V_{IH} .
- t_{DV} and t_{DFP} are characteristics of the device but must be accommodated by the programmer.
- The proper page to be programmed must be selected by a page select write operation prior to programming the 27C513 or 27C515.
- When programming a 27C512/513/515 a 0.1 μf high frequency bypass capacitor is required across V_{PP} and ground to suppress noise transients which may prevent proper programming of the part.


Fast Programming Algorithm

Two \overline{CE} pulse widths are used to program; initial and overprogram. A_i are set to address the desired byte. V_{cc} is raised to 6.0V and \overline{OE}/V_{pp} is raised to 12.5V. The first \overline{CE} pulse is 1ms. The programmed byte is then verified. If the byte programmed successfully, then an overprogram \overline{CE} pulse is applied for 3ms. If the byte fails to program after the first 1ms pulse, then up to 25 successive 1ms pulses are applied with a verification after each pulse. When the byte passes verification, the overprogram pulse width is 3X (times) the number of 1ms pulses required earlier (75ms max.)

If the part fails to verify after 25 1ms pulses have been applied, it is considered as failed. After the first byte is programmed, the A_i are set to the next address repeating the algorithm until all required addresses are programmed. Then V_{cc} and \overline{OE}/V_{pp} are lowered to 5.0V. All bytes subsequently are read to compare with the original data to determine if the device passes or fails.

Notes:

- V_{cc} must be applied simultaneously or before \overline{OE}/V_{pp} and removed simultaneously or after \overline{OE}/V_{pp} .



ATMEL's 27C512, AT27C513, and AT27C515 Integrated Product Identification Code


	Pins A0	Q7	Q6	Q5	Q4	Q3	Q2	Q1	Q0	Hex Codes
	(10)	(19)	(18)	(17)	(16)	(15)	(13)	(12)	(11)	Data
Mfg.	0	0	0	0	1	1	1	1	1	1F
Device Type										
AT27C512	1	0	0	0	0	1	1	0	1	0D
AT27C513	1	0	0	0	0	1	1	1	0	0E
AT27C515	1	1	0	0	0	1	1	1	1	8F

Erasure Characteristics


The entire memory array of the AT27C512, AT27C513, or AT27C515 is erased (all outputs read as V_{OH}) after exposure to ultraviolet light at a wavelength of 2537Å. Complete erasure is assured after a minimum of 20 minutes exposure using 12,000 μ W/cm² intensity lamps spaced one inch away from the AT27C512, AT27C513, or AT27C515. Minimum erase time for lamps at other intensity ratings can be calculated from the minimum integrated erasure dose of 15W*sec/cm². To prevent unintentional erasure, an opaque label is recommended to cover the clear window on any UV erasable EPROM which will be subjected to continuous fluorescent indoor lighting or sunlight.

Packaging Information

28-Lead Hermetic Dual In-Line CERDIP
Package Type D
DIMENSIONS IN INCHES AND (MILLIMETERS)



32-Pad Ceramic Leadless Chip Carrier Package Type L
DIMENSIONS IN INCHES AND (MILLIMETERS)



Ordering Information

EPROMs + EEPROMs - EXAMPLE: 27C515-15DM1B

PREFIX	DEVICE	SUFFIX
AT	27C512	25 P C 1 B
	27C513	20 D I 2 /883
	27C515	17 L M
		15
		12

- PROCESSING
 - BLANK = STANDARD PROCESSING
 - B = MIL-STD-883, Class B Method 5004 (Non-Compliant)
 - /883 = MIL-STD-883, Class B Fully Compliant
- POWER SUPPLY
 - 2 = 5V±5%
 - 1 = 5V±10%
- TEMPERATURE RANGE
 - C = COMMERCIAL (0°C TO 70°C)
 - I = INDUSTRIAL (-40°C TO +85°C)
 - M = MILITARY (-55°C TO +125°C)
- PACKAGE
 - P = PLASTIC
 - D = CERDIP
 - L = LEADLESS CHIP CARRIER
- SPEED



©ATMEL CORPORATION 1987

FSCM 1FN41

ATMEL Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in an ATMEL Corporation product. No other circuit patent licenses are implied. ATMEL Corporation's products are not authorized for use as critical components in life support devices or systems.

2095 Ringwood Ave., San Jose, CA 95131 (408) 434-9201

February 1987
ORDER NO. AT27C512 - 0002