## Radıo Shaek

## Service Manual

# TRS-80 MODEL 100 PORTABLE COMPUTER 

 Catalog Numbers 26-3801/3802

CUSTOM MANUFACTURED FOR RADIO SHACK $\mathbf{T}$ A DIVISION OF TANDY CORPORATION

PAGE NUMBER
I. INTRODUCTION ..... 1. 3
GENERAL
1-4
1-4
SPECIFICATIONS
SPECIFICATIONS ..... 1. 6
II. DISASSEMBLY/REASSEMBLY ..... 2. 1
DISASSEMBLY ..... 2. 2
III. PREVENTIVE MAINTENANCE
ADJUSTMENT OF THE TRS-80 Model 100 ..... 3. 1
CLEANING OF THE DOBY AND LCD DISPLAY ..... 3. 1
MODEM TRANSMITTING LEVEL ADJUSTMENT ..... 3-1 ..... 3-1
IV. THEORY OF OPERATION ..... 4. 1
GENERAL
4. 2
4. 2
CPU (MSM80C85ARS) ..... 4- 2
MEMORY ..... 4- 3
ADDRESS DECODING AND BANK SELECTION ..... 4- 6
MEMORY MAP
MEMORY MAP
4. 7
4. 7
4. 7
I/O MAP AND I/O PORT DESCRIPTION ..... 4- 8
KEYBOARD
4- 9
4- 9
CASSETTE INTERFACE CIRCUIT
CASSETTE INTERFACE CIRCUIT
4-10
4-10
PRINTER INTERFACE CIRCUIT
PRINTER INTERFACE CIRCUIT
4-11
4-11
BAR CODE READER INTERFACE CIRCUIT
BAR CODE READER INTERFACE CIRCUIT ..... 4-11
BUZZER CONTROL CIRCUIT ..... 4-12
SYSTEM BUS
4-13
4-13
LCD INTERFACE CIRCUIT
LCD INTERFACE CIRCUIT
4-15
4-15
CLOCK CONTROL CIRCUIT
CLOCK CONTROL CIRCUIT
4-17
4-17
SERIAL INTERFACE CIRCUIT
SERIAL INTERFACE CIRCUIT
4-26
4-26
LIOUID CRYSTAL DISPLAY
LIOUID CRYSTAL DISPLAY
LIOUID CRYSTAL DISPLAY ..... 4-32 ..... 4-32
POWER SUPPLY AND AUTO POWER OFF CIRCUIT
POWER SUPPLY AND AUTO POWER OFF CIRCUIT ..... 4-34
RESET CIRCUIT
5-1
V. TROUBLE SHOOTING
5-2
HOW TO MAKE USE OF THIS SECTION
HOW TO MAKE USE OF THIS SECTION
5-12
TROUBLE SHOOTING GUIDE
VI. EXPLODED VIEW AND PARTS LIST
6. 1
6. 1
EXPLODED VIEW ..... 6. 3
PARTS LIST
7. 1
VII. DIAGRAMS
7. 3
SCHEMATIC DIAGRAM
P.C.B. VIEW
APPENDIX A/ INSTALLATION OF OPTIONAL RAMs AND ROM ..... A. 1
APPENDIX B/CHARACTER CODE TABLE ..... B- 1
APPENDIX C/ LSI DESCRIPTION
MSM80C85ARS (CPU) .....
C- 1 .....
C- 1
MSM81C55RS (PIO)
MSM81C55RS (PIO)
C-11
C-11
$\mu$ PD1990AC (TIMER) ..... C-15
MC14412 (MODEM) ..... C-19
TC5518BF-25 (RAM) ..... C-24
LH-535618 (ROM) ..... C-28C-31
1-1 Front View............................................................................ 1-1 1

1-2
Keyboard Layout 1- 1

Disassembly Procedure 1-2

$$
1
$$

$$
4-1
$$

System Block Diagram 2- 1Internal Wiring Diagram of RAM Pack4- 1
4-24. 3
4-3 Address Decoding for RAM Chip ..... 4- 4
4-4 Standard and Optional ROM Selection ..... 4- 5
4-5 Memory Map ..... 4- 6
4-6 I/O Address Decoder ..... 4- 7
4-7 Condition of Pressing " $T$ " Key ..... 4- 8
4-8 Modulation Circuit of Cassette Interface ..... 4- 9
4-9 Demodulation Circuit of Cassette Interface ..... 4- 9
4-10 Remote Circuit of Cassette Interface ..... 4-10
4-11 Printer Interface Circuit ..... 4-10
4-12 Bar Code Reader Interface Circuit ..... 4-11
4-13 Buzzer Control Circuit
4-14
4-15
4-164-17
4-184-19
4-12
4-12
LCD Interface Circuit ..... 4-13
LCD Interface Timing Chart ..... 4-14
Data Input Condition of $\mu$ PD1990AC ..... 4-15
Time Set Condition of $\mu$ PD1990AC ..... 4-16
Time Read Condition of $\mu$ PD1990AC ..... 4-16
Data Output Condition of $\mu$ PD1990AC ..... 4-17
4-21 ..... 4-18Control Register Load Condition of IM6402
4-22 ..... 4-19Status Read Condition of IM6402
4-23 ..... 4-19Data Transmission Condition of IM6402
4-24 ..... 4-20Data Reception Condition of IM6402
4-25 ..... 4-21MODEM/RS-232C Exchange Circuit
4-26 ..... 4-22RS-232C Interface Circuit
4-27 ..... 4-23MODEM LSI and Peripheral Circuit
4-28 ..... 4-24
Reception Filter and Comparator CircuitTransmission Filter Circuit
4-294-24
4-30
MODEM Connector Interface Circuit ..... 4-25
4-31 Construction of LCD Panel ...
Operation Theory of LCD Panel ..... 4-264-324-33
4-344-35
4-364-37
4-27
LCD Electrodes ..... 4-28
LCD View Angle ..... 4-28
HD44103 Internal Block Diagram ..... 4-29
HD44102 Internal Logic Diagram ..... 4-30
LCD Waveform ..... 4-31
4-3B
4-3B
6-1 ..... 4-33
Oscillation Waveform ..... 4-33
Exploded ViewPower Supply and Reset Circuit
6-2 ..... 6-1
Bottom View
$7-1$ ..... 6. 2 ..... 6. 2
MAIN P.C.B.-Schematic Diagram ..... 7. 1
7-2
LCD P.C.B.-Schematic Diagram ..... 7. 2
7.3 MAIN P.C.B. ..... 7. 3
7-4 MAIN P.C.B.7-57. 4LCD P.C. 8.7. 5LCD P.C.B.7- 5
A-1 Installation of Optional RAMs and ROM ..... A- 1
C-1 80C85 Functional Block Diagram ..... C- 1
C-2 B0C85 Pin Layout ..... C. 1
C-3 B0CB5 TRAP and RESET in Circuit ..... C- 6
C. 4 80CB5 Basic System Timing ..... C- B
C-5 80CB5 Clock Timing Waveform ..... C- 8
C-6 80C85 BUS Timing ..... C- 9
C-7 80 C 85 Hold Timing ..... C-10
C-8 80 C 85 Interrupt and Hold Timing ..... C-10
C-9 81 C 55 Pin Configuration and Block Diagram ..... C-1 1
C-10 B1C55 Read/Write Timing Diagrams ..... C-13
C-11 B1C55 Strobed I/O Timing ..... C-14
C-1281 C 55 Basic I/O TimingC-14
C-13 B1C55 Timer Output Waveform Countdown from 5 to 1 ..... C-15
C-14 IM6402 Pin Layout ..... C-15
C-15 IM6402 Functional Block Diagram ..... C-16
C-16 $\mu$ PD1990AC Pin Layout ..... C-20
C-17 $\mu$ PD1990AC Block Diagram ..... C-21
C-18 $\mu$ PD1990AC Command Input Timing Diagram ..... C-22
C-19 $\mu$ PD1990AC Data Input/Output Timing Diagram ..... C-23
C-20 MC14412 System Block Diagram ..... C-26
C-21 MC14412 Pin Layout ..... C-26
C-22 MC14412 Application Diagram ..... C-26
C-23 MC14412 Input Output Signals ..... C-27
C-24 TC551BBF-25 Pin Layout ..... C-2B
C-25 TC5518BF-25 8lock Diagram ..... C-29
C-26 TC551BBF-25 Read Timing Diagram ..... C-29
C-27 TC551B6BF-25 Write Timing Digram ..... C-30
C-2B LH-5351B Pin Layout ..... C-31
C-29 LH-5351B Block Diagram ..... C-32
C-30 LH-5351B Timing Diagram ..... C-32
TABLE NUMBER
DESCRIPTION
PAGE NUMBER
4-1 / Map ..... 4. 7
4-2 I/O Address of Each Port ..... 4. 8
4-3 System BUS Pin Assignments ..... 4-12
4-4 System BUS DC Characteristics ..... 4-13
4-5 Status Bit and Control Register of IM6402 ..... 4-21
4-6 Signal Name of RS-232C ..... 4-22
C-1 B0C85 Interrupt Priority, Restart Address and Sensitivity ..... C. 5
C-2 80CB5 Machine Cycle Chart ..... C- 7
C-3 80CB5 Machine State Chart ..... C- 7
C-4 80CB5 Absolute Maximum Ratings ..... C- B
C-5 IM6402 Control Word Format ..... C-15
C-6 TC55188F-25 Pin Assignment ..... C-28
C-7 LH-535618 Pin Assignment ..... C-31

SECTION I
INTRODUCTION


Fig. 1-1 Front View

Radre fhaek
TRE-80'
MODEL 100
EOFTA틀 COMPUTER
(O) Low antemy


Fig. 1-2 Keyboard Layout

## GENERAL

This manual is prepared for the TRS-80 Model 100 technicians working in field or in repair centers.
The user of this manual should be acquainted with Z-80 and 80C85 (8085) microprocessors and also with 81C55 PIO and IM6402 UART LSIs.
Detailed technical information for those microprocessors and LSIs is provided in APPENDIX C of this manual.

This manual consists of seven sections and three appendices:

- Section I

This section gives general information on the TRS-80 Model 100 such as specifications, switch functions connectors and special features.

- Section II

This section describes the disassembly and reassembly procedures.

- Section III

This section describes preventive maintenance and adjustment of the TRS-80 Model 100.

- Section IV

This section describes general theory of the TRS-80 Model 100 operation, including operational theory of main P.C. Board assembly, LCD Board assembly and keyboard assembly.

- Section V

This section describes how to troubleshoot the TRS-80 Model 100.

- Section VI

This section provides a part list and an exploded view of the TRS-80 Model 100.

- Section VII

This section provides schematics, P.C. 8oard diagrams and silk screen views of P.C. 8oards of the TRS-80 Model 100.

- Appendix A provides instructions for installing the optional ROM and additional RAMs.
- Appendix 8 provides character code chart of the Model 100.
- Appendix C provides technical information of microprocessors and UART LSIs.

The Model 100, a portable computer that fits easily into a regular sized briefcase, has many special features and functions for home and business use.
Its five built-in Application Programs offer various uses:

- BASIC

8ASIC lets you write and run your own programs.
Also, BASIC provides various mathematic functions (as described in PART-III of owner's manual).

- TEXT

TEXT Lets you create new files containing memos, documents or text of any kind.

- ADDRSS

ADDRSS lets you get information such as addresses and telephone numbers from the ADRS file.

- SCHEDL

SCHEDL lets you get information concerning appointments, meetings, etc., from the NOTE file.

- TELCOM

TELCOM lets you use the TRS-80 Model 100 as an auto-dialer or for computer-to-computer communications.

In addition to Application Programs, you can connect the following peripherals to the Model 100:

- Cassette recorder to store programs or data on cassette tape.
- Printer to print copies of documents, programs or data.
- Bar code reader to identify the product marking codes of various marchandises. (Optional/extra software required.)
- Communication interface to transfer/receive data to/from the Model 100 and another computer (Acoustic Coupler or Modem Cable required).


## SPECIFICATIONS

## (1) Main Components

(a) Keyboard

71 keys ( $9 \times 8$ matrix)

- Alphabet keys ...................... 27
- Number keys . . . . . . . . . . . . . . . . . . . 10
- Picture-control keys . ................ 7
- Function keys ....................... 8
- Special symbol keys . . . . . . . . . . . . . . B
- Mode keys .......................... 5
- Other special-use keys . ............. 6
(b) LCD display
- Display panel . . . . . . . . . . . . . . . . . . $240 \times 64$ Full-dot matrix

1/32 Duty
1/6.66 Bias

- Dot pitch ......................... . . $0.8 \times 0 . \mathrm{Bmm}$
- Dot size . . . . . . . . . . . . . . . . . . . . . . $0.73 \times 0.73 \mathrm{~mm}$
- Effective display area . . . . . . . . . . . . $191.2 \times 50.4 \mathrm{~mm}$
(c) Operation batteries
- Batteries . . . . . . . . . . . . . . . . . . . . . . Four type AA Alkaline-manganese batteries
- Operation time . . . . . . . . . . . . . . . . . . Five days (At four hours/day)

Twenty days (At one hour/day)
(Note: With I/O disconnected)
(d) Memory protection battery (On main P.C.B.)

- Battery

Rechargeable battery

- Protection time . .................. About 40 days (B KB) About 10 days ( 32 KB )
- Recharge method . . . . . . . . . . . . . . . Trickle charge by AC adapter or operation batteries
(e) LSIs
- CPU ................................ . BOCB5

Code and pin compatible with 8085

- ROM ............................ . Maximum 64 KB (2 Banks of 32 KB ) Standard 32 KB
Option 32 KB
- RAM Maximum 32 KB
Standard B KB RAM PACK
Incremental B KB RAM pack on P.C.B.
- Clock/Calender $\mu$ PD 1990AC
No leap year/No February ..... 29
(f) Dimensions $11-4 / 5^{\prime \prime}(\mathrm{L}) \times 8-4 / 9^{\prime \prime}(\mathrm{D}) \times 2^{\prime \prime}(\mathrm{H})$
(g) Weight 3 lbs .13 .5 oz .
(2) I/O Interface
(a) RS-232C
Conforms to EIA Standard
Signal TXR (Transmit Data)RXR (Receive Data)RTS (Request to Send)CTS (Clear to Send)DSR (Data Set Ready)DTR (Data Terminal Ready)
Communications Protocol
- Word length 6, 7 or 8 bits
- Parity NON, EVEN or ODD
- Stop Bit Length 1 or 2 bits
- Baud Rate ..... 75, 110, 300, 600, 1200, 2400, 4B00, 9600,19200 BPS
- Maximum Transmission Distance 5 meters
- Driver maximum voltage output ..... $\pm 5$ volts
- Driver minimum voltage output ..... $\pm 3.5$ volts
- Receiver maximum voltage input ..... $\pm 1 \mathrm{~B}$ volts
- Receiver minimum voltage input ..... $\pm 3$ volts
(b) Modem/Coupler
Conforms to BEL103 Standards
- Baud Rate ..... 300 BPS
- Programmable Items
* Data length 6,7 or B bits
* Parity NON, EVEN or ODD
* Stop bit 1 or 2 bits
- Full Duplex Answer mode/Originate mode, Switchable
- Other functions Hang-up functionAuto dialer function
(c) Audio cassette interface
- Data Rate ..... 1500 BPS(MARK: 2400 Hz, SPACE: 1200 Hz )(d) Printer interface
Conforms to Centronics Interface Standards
- Handshake Signal STROBE, BUSY, BUSY
(3) Special functions Automatic power OFF
When there is no program operation (awaiting command) for ten minutes, the power is automatically cut off.
To start again, the power switch must be switched OFF and then ON, thus releasing the automatic power OFF condition. (The display will be the same as before the power was cut off)


## CONNECTORS, SWITCHES AND CONTRAST VR

(1) Connectors

```
RS-232C
25 pins (DB-25S)
Printer . . . . . . . . . . . . . . . . . . . . . . . . . . . . }26 pins (FRC2-C26-L13-ON)
Modem . . . . . . . . . . . . . . . . . . . . . . . . . . . . . }8\mathrm{ pins (TCS-4490)
Cassette . . . . . . . . . . . . . . . . . . . . . . . . . . }8\mathrm{ pins (TCS-4480)
Bar Code Reader . . . . . . . . . . . . . . . . . . . }9\mathrm{ pins (A-7224)
System Bus . . . . . . . . . . . . . . . . . . . . . . . . . . }40\mathrm{ pins (IC socket)
AC Adapter . . . . . . . . . . . . . . . . . . . . . . 5.5 mm diameter (center-minus)
```

(2) Switches
(a) POWER Switch

Move this switch towards the front to turn the power ON. To conserve the batteries, the Model 100 automatically turns the power off if you do not use it for 10 minutes.
When an automatic power-off occurs, the switch will still be in the ON position even though the power is OFF.
To turn the power ON, move the switch to the OFF position, then back ON.

(b) ANS/ORIG Selector

If you are originating a phone call to another computer, set this switch to ORIG. If another computer is calling your Model 100, set to ANS.

(c) DIR/ACP Selector

This selector allows you to select either direct or acoustic coupler connection.
If you are communicating with another computer over the phone lines via the built-in Direct Connect Modem, set this switch to DIR position. If you are using the optional/extra Model 100 Acoustic Coupler (26-3805), set this selector to ACP position.

(d) MEMORY POWER Switch

This switch is for preventing discharge of the Ni-Cad battery for RAM back-up.
The Model 100 will not operate regardless of the setting of the power switch unless this switch is ON .
Set this switch to OFF position if the Model 100 is not to be used for a long time. Note that the RAM will not be backed up when this switch is set to the OFF position.

(e) RESET Switch

If the Model 100 "lock-up" (ie., the display will "freeze" and all keys seem to be inoperative), press this button to return to the Main Menu (start-up) screen. It's highly unlikely that the Model 100 will lock-up when you are using the built-in Application Programs.
However, this situation may occur with customized programs.
(f) DISPLAY ADJUSTMENT DIAL

This control is for adjusting the contrast of the LCD display relative to the viewing angle.



## SECTION II DISASSEMBLY/REASSEMBLY

## DISASSEMBLY

## CASE:

(1) Disconnect the cables from the unit.

Taking care not to scratch any key top, turn the unit over and remove the four screws © from the upper and lower cases.
(2) Remove the upper case; it opens to the right side.

Note that the upper and lower cases are secured by snaps.
Also, do not apply too much force when pulling open; the LCD and keyboard connectors are attached.
(3) Remove the LCD and key board connectors from the main P.C.B.
(4) Remove the buzzer connector from LCD P.C.B.


K/B P.C.B.:
(1) Remove the five screws (B) and then remove the K/B P.C.B. and K/B supports.

LCD P.C.B.:
(1) Remove the four screws © and then remove the LCD P.C.B.

MAIN P.C.B.:
(1) Remove the seven screws (ㅁ).
(2) Remove the MAIN P.C.B. upward, taking care when removing the RESET switch and battery contact spring.

## REASSEMBLY

MAIN P.C.B.:
(1) Align the screw positions of the lower case with the MAIN P.C.B.. Gently insert the MAIN P.C.B. from the rear and place the reset switch knob in the proper notch.
(2) Secure the battery contact spring.
(3) Attach the MAIN P.C.B. to the lower case by using the seven M3 $\times 8$ screws.

LCD P.C.B.:
(1) Attach the LCD P.C.B. to the upper case by using the four M3 $\times 3$ screws.
(2) Insert the buzzer connector in the LCD P.C.B.

K/B P.C.B.:
(1) Align the two $K / B$ supports with the holes in the P.C.B. and attach them so that they fit to the P.C.B. edge.
(2) Align the $K / B$ supports and $K / B$ P.C.B. holes with the upper case screws.
(3) Attach the $K / B$ supports and K/B P.C.B. to the upper case by using the five $M 3 \times 8$ screws.

CASE:
(1) Position the upper case to the risght side of the lower case, taking care not to scratch the key top.
(2) Attach the LCD and K/B connectors to the MAIN P.C.B.
(3) Place the upper case over the lower case, taking care that the cable is not pulled out of place.
(4) Align the upper and lower cases so that the tabs fit well.
(5) Turn the cases over, and secure them together by using the four M3 $\times 8$ screws.

SECTION III PREVENTIVE MAINTENANCE

## ADJUSTMENT OF THE TRS-80 Model 100

The TRS-80 Model 100 is completely aligned and adjusted at the factory during production. Therefore no electrical adjustments will be required.

## CLEANING OF THE BODY AND LCD DISPLAY

(1) To avoid operational trouble, keep the TRS-80 Model 100 clean always.
(2) To clean the body and LCD, use soft, dry, lint-free cloth.
(3) For tough stains, clean the body or LCD using benzol.

Do not use any other solvents except for benzol.

## MODEM TRANSMITTING LEVEL ADJUSTMENT

(1) Set the DIR/ACP switch to DIR position.
(2) Connect a 600 Ohm dummy Load between Pin-1 (RXMD) and Pin-7 (TXMD) of the MODEM CONNECTOR (CN4).
(3) Connect a AC Voltmeter between RXMD and TXMD.
(4) Set the TRS-80 MODEL 100 in BASIC mode and enter following commands to generate carrier.

OUT 178, 47 ENTER
OUT 168, 02 ENTER
(5) Adjust VR2 so as to read $\mathbf{- 1 4}$ to -17 dBm on the AC Voltmeter both for ANS/ORIG modes.

## SECTION IV <br> THEORY OF OPERATION



Fig. 4-1 System Block Diagram

GENERAL
The TRS-80 Model 100 has three principal LSIs:

- 80 C85 CPU

This is the Central Processing Unit which control all functions.

- 81C55 PIO

This is the Parallel Input/Output interface controller which controls the parallel printer, key board, buzzer, clock and LCD.

- IM6402 UART

This is the Universal Asyncronous Receiver Transmitter which controls the serial interface (RS-232C or MODEM).

The Input/Output for a cassette recorder and the Input of the BCR are controlled by CPU directly through its SOD, SID and RST 5.5 terminals.
ROM and RAMs are connected to the system bus. ROM is available only for alternative selection of Standard or Optional.

NOTE: On the figure in this section, the solid line shows high-level active line and the broken line shows low-level active line.

The technical description of the Model 100 is divided into 17 sections as follows:

- CPU
- MEMORY
- ADDRESS DECODING AND BANK SELECTION
- MEMORY MAP
- I/O MAP and I/O PORT DESCRIPTION
- KEYBOARD
- CASSETTE INTERFACE CIRCUIT
- PRINTER INTERFACE CIRCUIT
- bAR CODE READER INTERFACE CIRCUIT
- BUZZER CONTROL CIRCUIT
- SYSTEM BUS
- LCD INTERFACE CIRCUIT
- ClOCK CONTROL CIRCUIT
- SERIAL INTERFACE CIRCUIT
- LIQUID CRYSTAL DISPLAY
- POWER SUPPLY AND AUTO POWER OFF CIRCUIT
- RESET CIRCUIT

CPU (MSMBOCB5ARS)
1-chip, 8-bit C-MOS microprocessor.
The MSMBOC85ARS (80CB5) is a complete B-bit parallel Central Processing Unit (CPU). Its instruction set is a fully compatible with the BOBOA microprocessor, and designed to improve the present BO8OA's performance with higher system speed.
The BOC85 uses a multiplexed data bus. The CPU bus is divided into two sections - the 8-bit address bus and the other, B-bit address and data bus. For the Model 100, the data bus and the address bus are separated by M1 (TC40H373P: Octal D type latch). The performance of the bus line is increased by M2 (TC40H245P: Octal bi-directional bus buffer) and M21 (TC4OH244P: Octal buffer/driver).

## MEMORY

The memory of the Model 100 consists of a 32 KB ROM and a 32 KB RAM (standard 8 KB with 8 KB increment each), and a 32 KB BANK ROM (optional).
(1) RAM (Random Access Memory)

The model 100 has a RAM pack consisting of four 2 KB RAMs (each $2048 \times 8$ bits) mounted on a ceramic mother board for a total of $8 \mathrm{~KB}(8192 \times 8$ bits).
The standard RAM pack equipped in the Model 100 is M9.
Memory can be increased to 32 KB by installing M6, M7, and MB.
The internal wiring diagram of the RAM pack is shown in Fig. 4-2.


Fig. 4-2 Internal Wiring Diagram of RAM Pack

## (2) ROM (Read Only Memory)

The ROM used in the Model 100 is a synchronous 32 KB ( 256 K bits) memory.
It is operated only by +5 V power source with access time of 600 nsec (Max.)
The ALE (Address Latch Enable) is used as the synchronous signal with CPU.
The BASIC and BIOS Programs (BIOS operates the LCD, printer, etc.) are stored in ROM.
An optional ROM can be installed in the special IC socket by removing the ROM cover on the bottom case of the Model 100.
Various types of application programs may be stored in the optional ROM.

## ADDRESS DECODING AND BANK SELECTION

(1) Address decoding for RAM chip selection

Although four 8 KB RAM packs are installed, 16 chip-select signals are necessary, because $16 \times 2 \mathrm{~KB}$ RAMs are actually used.
Moreover, because the RAM area is addressed from 8000 H to FFFFH (see Fig. 4-3), the control signal consists of IO/M, A15 and A14, and the 16 chip select signals consist of A13, A12 and A11.
M5 (TC40H139, dual 2 to 4 line decoder/demultiplexer) generates control signal, and M3 and M4 (TC40H138, 3 to 8 line decoder/demultiplexer) generate the 16 chip select signals.


Address decoding for. RAM chip 1
( 8000 H to 87 FFH )


Fig. 4-3 Address Decoding for RAM Chip
(2) ROM chip selection and BANK selection

The ROMs (both standard and optional) installed in the Model 100 are the 32 KB 1 -chip type. As shown in the memory map, the address space is positional from 0000H to 7FFFH.
The chip-select signals are generated by A15 and STROM.
As shown in Fig. 4-4, AD0 is latched at M14 (TC40H175 quad "D" type F/F) by $\overline{W R}$ signal and $\bar{Y} 6$. Then STROM signal is generated (refer I/O port description).
The chip-select signal of each ROM is generated by the IO/M signal at M5 (TC4OH139).
The standard ROM is selected by the L STROM signal and the optional ROM by H STROM signal.


Standard ROM chip selection
Optional ROM chip selection

## -_ Active line with high-level

-ー-ー-- Active line with low-level

Fig. 4-4 Standard and Optional ROM Selection

## MEMORY MAP



STANDARD

Addressing of additional RAMs start from higher address.

Fig. 4-5 Memory Map

## I/O MAP AND I/O PORT DESCRIPTION

As shown in Fig. 4-6, I/O address decode circuit, consisting of M-16 (40H138), decodes address signals A12 to A15 and generates the I/O control signal $\overline{\mathrm{Y}}$ to $\overline{\mathrm{Y} 6}$ and Y 7 .


Fig. 4 -6 I/O Address Decoder Circuit

Because the LCD driver-select signal Y 7 is active " H ", the output of $\mathrm{M} 16(40 \mathrm{H} 138)$ is inverted by M17 (40H000).
Table 4-1 shows how the select signals ( $\overline{Y 0}$ to $\overline{Y 6}$ and $Y 7$ ) for the $I / O$ device and $I / O$ address are used.

| Address | Signal | Active Level | Application |
| :---: | :---: | :---: | :---: |
| $70 \mathrm{H}-7 \mathrm{FH}$ | - | - | Free area for optional unit and other select signal of various circuits made by user. |
| $80 \mathrm{H}-\mathrm{BFH}$ | $\overline{\mathrm{YO}}$ | L | Device-select signal for optional I/O controller unit. |
| 90H-9FH | $\overline{\mathrm{Y} 1}$ | L | Device-select signal for optional answering telephone unit. |
| AOH-AFH | $\bar{Y} 2$ | L | Bit 0: For ON/OFF of relay for signal selection of telephone unit. <br> Bit 1: Used for generation of ENABLE signal of LSI (MC14412) for MODEM. |
| $\mathrm{BOH}-\mathrm{BFH}$ | $\overline{\mathrm{Y}}$ | L | PIO (81C55) chip-select signal. |
| $\mathrm{COH}-\mathrm{CFH}$ | $\overline{Y 4}$ | L | ENABLE signal for data input/output port of UART. |
| DOH-DFH | $\overline{\mathrm{Y}}$ | L | ENABLE signal to set various modes and read port of UART. |
| EOH-EFH | $\overline{\mathrm{Y}} 6$ | L | ENABLE signal for STROM and REMOTE, and input data from keyboard. <br> Also, strobe signal for printer and clock. |
| FOH-FFH | Y7 | H | ENABLE signal for LCD driver LSI. |

Table 4-1 I/O Map

Table 4-2 shows the I/O address of each port of PIO (81C55) in the Table 4-1.

| Address | Port or Register |
| :--- | :--- |
| BOH or BBH | Command/status register (internal) |
| B 1 H or $\mathrm{B9H}$ | Port A |
| B 2 H or BAH | Port B |
| $\mathrm{B3H}$ or BBH | Port C |
| $\mathrm{B4H}$ or BCH | Timer register lower byte |
| $\mathrm{B5H}$ or BDH | Timer register upper byte |
| $\mathrm{B6H}, \mathrm{~B} 7 \mathrm{H}, \mathrm{BBH}$ and $\mathrm{B9H}$ | Not used |

Table 4-2 1/O Address of Each Port

## KEYBOARD

Key strobe signals are emitted from PB0 and PAO - PA7 of 81C55, and the return signals from the keyboard pass through the octal bus buffer IC $(40 \mathrm{H} 244)$ and go to the CPU. The data input port I/O address at this time is EOH - EFH.
Condition of pressing " T " key is shown in Fig. 4-7.


Fig. 4-7 Condition of Pressing "T" Key

## CASSETTE INTERFACE CIRCUIT

The cassette interface circuitry is divided into three sections:

- Modulation
- Demodulation
- Remote

In Modulation, serial data is modulated and converted into a recording signal. In Demodulation, the playback signal is demodulated and converted into a digital signal.
Remote is the part of the circuit that enables or disables the recorder's motor.
(1) Modulation Section

Modulation is accomplished in several steps. First, serial data from the SOD terminal of the CPU is inyerted (by M34). Then the DC component is removed (by C63). Finally, the data passes through an integrator (consisting of R51 and C64) and, after voltage division, out to a recorder AUX inputs Figure $4-8$ shows the modulation circuit of the Cassette Interface.


Fig. 4-8 Modulation Circuit of Cassette Interface
(2) Demodulation Section

The signal input from the earphone jack of the cassette recorder passes through D5 and D6, clamp circuit, and it is then emitted from a comparator circuit composed of an operation amplifier IC (TL064, M30). Then, the input signal is converted into a digital signal and applied to the SID terminal of the CPU. Fig. 4-9 shows the demodulation circuit.
In this circuit, D7 clamps the negative voltage output of the comparator.


Fig. 4-9 Demodulation Circuit of Cassette Interface
(3) Remote Section

By writing-in data " 1 " into bit 3 of the output port ( $40 \mathrm{H} 175, \mathrm{M} 14$ ) specified by $\mathrm{I} / \mathrm{O}$ addresses EOH EFH, the $\overline{R E M O T E}$ signal output is changed to " $L$ " level.
Then, T6 switches ON and Relay RY1 is energized. This causes the recorder controls to operate. (Refer Figure 4-10)


Fig. 4-10 Remote Circuit of Cassette Interface

## PRINTER INTERFACE CIRCUIT

The printer interface circuit conforms to Centronics standards.
As shown in Figure 4-11, the BUSY signal from the printer is read from PC2 of B1C55. If the condition is NOT BUSY (PC2: "L" level), the B-bit data (PAO - PA7 from B1C55) is sent to the printer. By writingin data " 1 " into bit 1 of the output port ( 40 H 175 : M14) indicated by $1 / \mathrm{O}$ address EOH - EFH, TB is switched ON and the "L" level STROBE signal is sent to the printer.
As soon as the printer receives this STROBE signal, the BUSY signal is changed to the " H " level indicating that the printer is in busy condition. The CPU then waits for a while until this BUSY signal reaches the " $L$ " level. When BUSY signal becomes " $L$ ", the CPU ceases output of data (PAO - PA7) 1 byte of print data is completed.
If the printer is ON-LINE, the $\overline{B U S Y}$ signal is the " $\mathrm{H}^{\prime \prime}$ level. But when OFF-LINE, the signal becomes " L " and transmission of print data to the printer is not possible.


Fig. 4-11 Printer Interface Circuit

## BAR CODE READER INTERFACE CIRCUIT

The input signal from the bar code reader is subjected to waveform shaping, inverted by Schmitt type inverter (M34), and then delivered the 81C55 PC3 and 80C85 RST 5.5 terminals.
When the bar code reader reads the first white part of the bar code, an "L" signal is generated which is then inverted by M34. As soon as RST 5.5 interaction occurs, data input starts.
Then as the bar code reader is moved across the bars, " H " and " L " signals (which correspond to white and black area respectively) are generated continuously and inversion signals are delivered to PC3 of 81C55 as serial data. (Refer to Fig. 4-12)


Fig. 4-12 Bar Code Reader Interface Circuit

## BUZZER CONTROL CIRCUIT

There are two ways to activate the buzzer. One is to sound buzzer with the specified frequency by emitting a signal from PB5 of 81C55 and the other, by using the timer output of 81C55.
(1) Signal from PB5 of 81C55

When PB2 of 81C55 is at " H " level, the buzzer is sounded by repeatedly switching of buzzer drive transistor ON and OFF. This is caused by "H", "L", "H", "L" . . . output signals from PB5 synchronizing with the frequency for sounding the buzzer.
(2) Using 81C55 timer output

In this method, the buzzer is made to sound by setting the 81 C 55 timer in the square wave output mode and the value corresponding to the frequency which will sound the buzze. With PB5 at " H " level, the buzzer will sound whenever PB2 is switched to " $L$ ".
PB uses this as the buzzer ON/OFF control signal. (Refer to Fig. 4-13)


Fig. 4-13 Buzzer Control Circuit

## SYSTEM BUS

To expand the use of external devices, a 40 -pin system bus is made up of the 40 -pin IC SOCKET. As shown in Table 4-3, the 80C85 address bus, data bus, and control bus can all be connected to the external system from the system bus, thus making system expansion easy. In addition, the optional I/O control unit and RAM file unit can be connected to this system bus.

| Pin No. | Signal | Input or output | Pin No. | Signal | Input or output |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | VDD | - | 40 | VDD | - |
| 2 | GND | - | 39 | GND | - |
| 3 | ADO | In/output | 38 | AD1 | In/output |
| 4 | AD2 | In/output | 37 | AD3 | In/output |
| 5 | AD4 | In/output | 36 | AD5 | In/output |
| 6 | AD6 | In/output | 35 | AD7 | In/output |
| 7 | A8 | Output | 34 | A9 | Output |
| 8 | A10 | Output | 33 | A11 | Output |
| 9 | A12 | Output | 32 | A13 | Output |
| 10 | A14 | Output | 31 | A15 | Output |
| 11 | GND | - | 30 | GND | - |
| 12 | 䂙* | Output | 29 | WR ${ }^{*}$ | Output |
| 13 | $10 / \bar{M}^{*}$ | Output | 28 | So | Output |
| 14 | ALE* | Output | 27 | S1 | Output |
| 15 | CLK | Output | 26 | $\overline{\mathrm{YO}}$ | Output |
| 17 | (A)* | Output | 25 | RESET* | Output |
| 27 | INTR | Input | 24 | INTA | Output |
| 18 | GND | - | 23 | GND | - |
| 19 | RAM RST | Output | 22 | NC | - |
| 20 | NC | - | 21 | NC | - |

Table 4-3 System BUS Pin Assignments

The following is an explanation of each signal in Table 4-3 except the CPU signal.

- (A)* signal (pin 16) . . . . . . . . . . . . . . NAND output signal of the $\overline{R D}^{*}$ signal and $\overline{W R}^{*}$ signal; used by optional RAM file
- RAM RST signal (pin 19) . . . . . . . . . Enable signal (external C-MOS RAM)
- $\overline{Y O}$ signal (pin 26) . . . . . . . . . . . . . . . Device select signal of optional I/O controller unit

Table 4-4, below, shows the DC characteristic of each system bus signal.

| Item | SO, S1, YO, CLK | Signals other than at left |
| :--- | :---: | :--- |
| High-level output voltage (VOH) | $2.4 \mathrm{~V} \min (I O H=-400 \mu \mathrm{~A})$ | $4.95 \mathrm{~V} \min (\mathrm{IOH}=-1 \mu \mathrm{~A})$ |
| Low-level output voltage (VOL) | $0.45 \mathrm{~V} \max (1 \mathrm{OL}=2 \mathrm{~mA})$ | $0.05 \mathrm{~V} \max (\mathrm{IOL}=1 \mu \mathrm{~A})$ |
| High-level output current (IOH) | $-400 \mu \mathrm{Amin}(\mathrm{VOH}=2.4 \mathrm{~V})$ | $-0.8 \mathrm{~mA} \min (\mathrm{VOH}=4.5 \mathrm{~V})$ |
| Low-level output current (IOL) | $2 \mathrm{~mA} \min (\mathrm{VOL}=0.45 \mathrm{~V})$ | $4.0 \mathrm{~mA} \min (\mathrm{VOL}=0.5 \mathrm{~V})$ |
| High-level input voltage (VIH) | - | 4.0 V min |
| Low-level input voltage (VIL) | - | 1.0 V max |

Table 4-4 System BUS DC Characteristics
Note: Values shown in Table 4.4 are at normal temperature $\left(\mathrm{Ta}=25^{\circ} \mathrm{C}\right)$ and power (VDD $=5.0 \mathrm{~V}$ )

## LCD INTERFACE CIRCUIT

The LCD interface circuit links the LCD driver and the CPU. (See Fig. 4-14)


Fig. 4-14 LCD Interface Circuit

The following signals are necessary for the interface with the LCD driver.

- AD0 - AD7 ..................... . For write-in of control data or display data to the LCD driver; signal line for read-out from driver
- Y7 ................................. . . LCD driver enable signal
- PAO - PA7, PBO, PB1 . . . . . . . . . . . Chip enable signal for each LCD driver
- S1.............................. Indicates whether data is being written into the LCD driver ( $\mathrm{S} 1=$ " L ") or read out ( $\mathrm{S} 1=$ " H ")
- A8 .............................. Register-select signal in the LCD driver; ADO - AD7 data are display data when $\mathrm{A} 8=$ " H ", and are command or status data when $A 8=$ " $L$ "
- E

NAND output signal of $\overline{R D}$ signal and $\overline{W R}$ signal; indicates the timing of the LCD driver data read/write

- V2

Voltage to keep the LCD driver voltage standard; LCD display can be changed by changing the V2 voltage by VR2

Fig. 4-15 shows the operating timing of each signal.


Fig. 4-15 LCD Interface Timing Chart

## CLOCK CONTROL CIRCUIT

A clock LSI ( $\mu$ PD 1990AC) is used in the clock control circuit so that the time can be set and read by BASIC commands.
As shown in Fig. 4-16 to 4-19, when the Model 100 is in the operable condition (RESET is " H " level), commands and data can be input and output to $\mu$ PD1990AC (M18) from, the CPU at will.
In addition, because battery voltage VB is applied to the $\mu$ PD1990AC, the clock functions even when the Model 100 power switch is OFF.
The clock LSI C0 - C2, DATA IN and CLK terminals are connected to the B1C55 PA0 - PA4 terminals, and DATA OUT terminal is connected to the 81C55 PCO terminal. The STB signal is provided from bit 2 of the output port made by $\mathrm{M} 14(40 \mathrm{H} 175)$.
The TP output signal is connected to the RST7.5 interruption input terminal of the CPU. Square waves are output from the TP ( 4 ms cycle), and one key scan occurs every 4 ms because of the RST7.5 interruption to the CPU.
(a) Time Set Sequence

The CPU sets $\mu$ PD1990AC to the register shift mode with the " 100 " pattern of $\mathrm{CO}-\mathrm{C} 2$ and the strobe signal which is generated by AD2, $\overline{\mathrm{Y} 6}$ and $\overline{W R}^{*}$ signals passing through M14.
Then, the CPU sends the data of time and data information to the DATA IN terminal of $\mu$ PD1990AC with timing clock (PA3).


Fig. 4-16 Data Input Condition of $\mu$ PD1990AC

Finally, the CPU sets the time set mode with the " $010^{\prime \prime}$ pattern of $\mathrm{CO}-\mathrm{C} 2$, and the strobe signal.


Fig. 4-17 Time Set Condition of $\mu$ PD1990AC
(b) Time Read Sequence

The CPU sets $\mu$ PD1990AC to the time read mode with the " 110 " pattern of $\mathrm{C} 0-\mathrm{C} 2$, and the strobe signal.


Fig. 4-18 Time Read Condition of $\mu$ PD1990AC

Then the CPU sets to the register shift mode again with the " $100^{\prime \prime}$ pattern of $\mathbf{C O}-\mathrm{C} 2$, and reads the data of time and data information from the DATA OUT terminal. At the same time, the CPU sends the PA3 signal which passes through 81C55 for the timing clock.


Fig. 4-19 Data Output Condition of $\mu$ PD 1990AC

## SERIAL INTERFACE CIRCUIT

The serial interface circuit is divided into three parts; serial control, RS-232C, and Modem. The serial control circuit controls the changes and transmission/reception of data (parallel data and serial) between the CPU and the Modem and RS-232C circuits.

## (1) Serial Control Circuit

As shown in Fig. 4-20, serial control of the Model 100 is performed by the UART LSI (IM6402). The CPU begins data transmission/reception after the control word - which determines the mode (transmission/reception) - is written into the control register selected by the $\overline{\mathrm{Y}}$ signal.


Fig. 4-20 Control Register Load Condition of IM6402

For transmission, the condition of the IM6402 TBRE signal from bit 4 of the status input port (M23) selected by the $\bar{Y} 5$ signal is read. If it is " L ", it waits until it becomes " H " (See Fig. 4-21).


Fig. 4-21 Status Read Condition of IM6402

When the TBRE signal becomes " H ", data transmission is possible. If the transmission data is written into the transmitter buffer register (TBR1 - TBR8), the data is output as serial data, including the start, parity and stop bits from the TRO terminal (See Fig. 4-22).


Fig. 4-22 Data Transmission Condition of IM6402

For reception, when data enters the RRI terminal, the DR terminal changes from " L " to " H ", and the RST 6.5 interruption notifies the CPU that reception data has entered IM6402, as shown in Fig. 4-23.
The CPU reads the OE, FF and PE signals from the status input port (M23). If there is no error when the serial data is received, the reception data from the receive buffer register selected by $\overline{\mathrm{Y} 4}$ can be read as 8 -bit parallel data.
The IM6402 serial transmission/reception reference clock signal is taken from the TO terminal by setting the 81C55 timer.


Fig. 4-23 Data Reception Condition of IM6402

In addition, the status input port bit 5 RP signal is held as an option for MODEM operation

Table 4-5 below shows the signal correspondence between the data bus, status bit, and control register of IM6402.

| Data bus | Control register | Status bit |
| :---: | :---: | :---: |
| AD0 | SBS (Stop Bit Select) | - |
| AD1 | EPE (Even Parity Enable) | OE (Overrun Error) |
| AD2 | PI (Parity Inhibit) | FE (Framing Error) |
| AD3 | CLS1 (Character Length Selected 1) | PE (Parity Error) |
| AD4 | CLS2 (Character Length Selected 2) | TBRE(Transmitter Buffer Register Empty) |
| AD5 | - | - |
| AD6 | - | - |
| AD7 | - | - |

Table 4-5 Status Bit and Control Register of IM6402

## (2) MODEM/RS-232C Exchange Circuit

Because the serial input/output port which forms IM6402 is one channel only, the circuit shown in Fig. 4-24 is multiplexed to $\overline{\operatorname{RS}-232 \mathrm{C}}$ and the MODEM.
The $\overline{\mathrm{RS}-232 \mathrm{C}}$ signal (PB3 terminal of 81C55) determines whether the serial port is to be used as RS232 C or as MODEM. When the $\overline{\operatorname{RS}-232 \mathrm{C}}$ signal is " $L$ ", the serial port is used as RS-232C, when it is " H ", the port is used as MODEM.
The reception signal, including the control signal, is demultiplexed at 40 H 157 (M33). The transmission signal is multiplexed at M24 and M26.
The $\overline{C T S}$ and $\overline{\text { DSR }}$ signals (as the serial port) are input to PC4 and PC5 of 81C55, anci the CD signal is input from bit 0 of the status input port (M23). Output signals $\overline{D T R}$ and $\overline{\mathrm{RTS}}$ are output from PB6 and PB7 of 81C55.


RS232C MODE


MODEM MODE

Fig. 4.24 MODEM/RS-232C Exchange Circuit

## (3) RS-232C Interface Circuit

In the RS-232C transmission circuit, after the DC component is removed from the IM6402 TRO, $\overline{R T S}$, and $\overline{\mathrm{DTR}}$ signals by the coupling capacitor ( $0.039 \mu \mathrm{~F} 50 \mathrm{~V}$ ), the signals are leveled to $\pm 5 \mathrm{~V}$ signals by the Schmitt trigger type inverter IC (M35), and then are output as RS-232C transmission signals. In the RS-232C reception circuit, the DSRR, CTSR, and RXR signals from the external RS-232C line are subjected to waveform shaping and inverted by M35 and diode 1S1535, and then converted to +5 V or GND level signals. The signals are then demultiplexed by 40 H 157 (M33) and converted to $\overline{\mathrm{CTS}}, \overline{\mathrm{DRS}}$ and RRI signals which can be controlled by the CPU. (See Fig. 4-25)


C75, C76, C77: $47 \mu 16 \mathrm{~V}$ (N.P)
Fig. 4-25 RS-232C Interface Circuit

Table 4-6 shows the application of each signal of the RS-232C circuit.

| Symbol | Name | Application |
| :--- | :--- | :--- |
| TXR | Transmit Data | Data Output from RS-232C |
| RXR | Receive Data | Data Input to RS-232C |
| RTSR | Request to Send |  |
| CTSR | Clear to Send |  |
| DSRR | Data Set Ready |  |
| DTRR | Data Terminal Ready |  |

Table 4-6 Signal Name of RS-232C
(4) Modulation/Demodulation LSI and Peripheral Circuit

The Modem circuitry consists of the Modulation/Demodulation LSI, the transmission filter, the reception filter, and other circuits.
The Rx Rate and Type terminals of MC14412 (M31) are pulled up to VDD.
The baud rate is set to 300 bps , and the U.S. Standard is selected.
Since the ECHO and SELF TEST terminals are not needed, they are grounded (level $=0$ ).
The Q output (En signal) of port M36 selected by bit 1 of the Y 2 port is input to the ENABLE terminal until the unit is in the MODE mode.
In addition, the signal designated by the ORIG-ANS switch is input to MODE input, and it switches between the Originate mode or the Answer mode. (See Fig. 4-26)

(ORIGIN MODE)
Fig. 4-26 MODEM LSI and Peripheral Circuit
(5) Transmission Filter Circuit (USA version only)

The transmit carrier signal output from the Tx CAR terminal is DC by C61. The signal level is adjusted to -26.5 dB by the control VR2. The signal then passes through the transmission band-pass filter and is sent to the telephone line or the acoustic coupler.
The transmission circuit is composed of an active filter (consisting of an operation amplifier) and the intermediate frequency which changes according to the mode (Answer or Originate).
Depending on the ORIG-ANS switch setting, transistor T4 is ON or OFF so that R42 is $2.3 \mathrm{k} \Omega$ for the answer mode, and the combined resistance of the R42 and R45 values determines the originate mode.
The intermediate frequency of the active filter is $1,170 \mathrm{~Hz}$ for the originate mode, and $2,125 \mathrm{~Hz}$ for the answer mode. (See Fig. 4-27)


Fig. 4-27 Transmission Filter Circuit
(6) Reception Filter and Comparator Circuit

As shown in Fig. 4-28, the reception circuit input signal is amplified when passing through coupling capacitor (C40), and amplified again as it, passes through 3-stage band-pass filter (composed of an active filter), the signal then passes through the comparator, and after being changed to a square-wave, is input at the RX CAR terminal of MC14412.
Intermediate frequencies of the 3-stage active filter are shown below.
The switching of intermediate frequency for the Originate and Answer modes is accomplished by switching T2, T3 and T5 ON or OFF according to ORIG-ANS switch setting, thus changing the value of resistors, R16, R28 and R25.


Fig. 4-28 Reception Filter and Comparator Circuit
(7) MODEM Connector Interface Circuit

When the acoustic coupler is used, the transmission and reception signals are directly connected to the connector (TXM, RXM). When the modem cable is used, they are connected to the secondary side of the driver transformer. The primary side of this transformer is connected to the telephone line via the connector (TXMD, RXMD).
The ACP-DIR switch is used for selection of the acoustic coupler or the direct method of connection to the telephone line.
When the Model 100 is used in the terminal mode, relay RY3 separates the telephone receiver audio input signal (TL) to prevent interference. RY2, another relay, separates the Modem circuit and the telephone at the conclusion of use in the terminal mode and is also used as an automatic dialer.


Fig. 4-29 MODEM Connector Interface Circuit

## LIQUID CRYSTAL DISPLAY

The technical description of the Model 100 LCD is divided into 3 sections:

1. LCD Panel
2. LCD Control Circuit
3. LCD Waveform
(1) LCD Panel

Liquid crystal is a substance midway between a liquid and a solid, although its appearance is much like a liquid. From an electrical and optical stand point, it possesses the properties of a crystal. Items which use this substance are called liquid crystal display elements. The LCD used in the Model 100 is a TN (Twisted Nematic) type of liquid crystal. Its basic construction is shown in Fig. 4-30.


Fig. 4-30 Construction of LCD Panel

The LCD operates as an "electric shutter" that controls the passage of light.
If voltage is applied, the transmission of light is blocked, otherwise, light is allowed to pass so that letters and numbers can be displayed.

Fig. 4-31 demonstrates how the LCD operates:
(1) The liquid-crystal display element is sandwiched between the two polarization plates. The polarized axes of the upper and lower plates are placed at right angles to each other to use the optical "twisting" of light.
(2) As shown in Fig. 4-31(a), if voltage is not applied, the liquid-crystal molecules between the upper and lower plates twist $90^{\circ}$ to distribute light. This results in a $90^{\circ}$ optical movement and the transmission of light.
(3) In Fig. 4-31(b), however, voltage is applied and the liquid appears frosted in current-carrying areas, thus blocking light transmission.
(a) Voltage is not applied
(b) Voltage is applied


Light is passed
Bright

Light is interrupted
Dark

Fig. 4-31 Operation Theory of LCD Panel

The LCD used in the Model 100 is composed of electrodes in a matrix arrangement (back scan 64, segments 480). Refer to Fig. 4-32.


Fig. 4-32 LCD Electrodes

Because this LCD operates on a $1 / 32$ duty time-division drive, the upper 32 and lower 32 back scanning is performed by the same signal.
The angle of the field of vision is $30^{\circ}$ in the range that contrasts. $K=1.4$ or more (brightness of nonilluminated segment)/(brightness of illuminated segment).
This range can be set at will from $0^{\circ}$ to $90^{\circ}$ by adjusting the LCD drive voltage with the DISP control VR.


Fig. 4-33 LCD View Angle
Caution: The polarization plate attached to the surface of the LCD panel is easily scratched, and must be handled with great care.
To clean contacts or the display surface, slightly dampen a soft cloth, with benzine and wipe gently. Do not use organic solvents such as alcohol.

## (2) LCD Control Circuit

Refer to the LCD PCB circuit diagram (Fig. 4-34) while reading this section.
ICs M11 and M12 (HD44103) are back-scan driver ICs. The timing signal necessary for the display is generated by the built-in oscillator, and by C5, and R10. This timing signal is also supplied to the segment driver side for control of the display.
There are 16 HD44103 back-scan signal outputs. M11 and M12 are cascade connected, and a $1 / 32$ duty back-scan signal is made. By using a C and R only at the M11 side, a timing signal is generated, and M12 is controlled by that signal. M11 can then be considered to be the master IC and M12 the slave. The basic oscillation frequency is about 430 kHz .
Fig. 4-43 shows the internal logic composition.


Fig. 4-34 HD44103 Internal Logic Diagram
The timing signals are $M, F R M, \operatorname{CLK}\left(\phi_{1}, \phi_{2}\right)$ and $C L$. The $M$ signal inverts the LCD drive waveform one image at a time to change it to AC. Because the continuous application of DC to the LCD would shorten the element life, an alternating electric field is applied to the liquid crystal surface during drive to make the waveforms symmetrical and reduce the DC component.
The FRM signal is the display repeat frequency, the signal which sets the number of scans per second. For the Model 100, FRM $\simeq 70 \mathrm{~Hz}$.
The $\phi_{1}$ and $\phi_{2}$ signals are the locks for HD44102 RAM operation.
The CL signal is the shift clock for the shift register.
ICs M1 - M10 (HD44102) are segment driver IC's that cause the display data sent from the CPU board to be memorized in the built-in RAM and automatically generate the liquid-crystal drive signal.

One bit of data from the built-in RAM corresponds to one dot of illumination or non-illumination on the display. The driver output is 50 lines.
The transfer of the display data is accomplished by 8 -bit parallel data. This IC has several types of commands, and the $\mathrm{D} / \mathrm{I}$ ( H : data, L: command) signal distinguishes between commands and data.
Fig. $4-35$ shows the internal logic composition.


Fig. 4-35 HD44102 Internal Logic Diagram

Because the Model 100 has 240 segments each (upper and lower), the M5 and M10 segment output Y41 - Y50 becomes NO-CONNECTION. The power supplied to these IC's, in addition to VDD ( +5 V ) and VEE ( -5 V ), also includes V1 - V6.
VDD and VEE are the power supplies which operate the IC logic, and V1 - V6 make the LCD signal. V1 - V6 are made up by the resistance splitting of R1, R2, R3, R4 and R5. By passing through operation amplifier M13 (HA17902), the output impedance of the power supply is lessened.
Capacitors C3, C4, C6, C7 and C8 augment the peak current during LCD illumination.
R11, R12 and R13 are resistors for IC latch-up prevention.
This board also includes a low-power detection LED and buzzer connectors.
(3) LCD Waveform

To drive the liquid-crystal elements by the $1 / 32$ duty line-sequential drive method, the LCD of the Model 100 makes sequential selection of the 32 scanning electrodes.
For each dot, the display signal passes through the signal electrodes and is applied 32 times for one display. At this point, the signal is necessary at each dot only one time, and the signals for the other 31 times correspond to other dots on the same signal electrode.

The maximum voltage applied to the Common electrode and Segment electrode is the potential difference between V1 and V2.
In addition, a is the bias coefficient which determines, from the standpoint of contrast, the maximum ratio between the illumination voltage and the non-illumination voltage.
When that ratio is greatest in relation to the effective ON and OFF voltages, $a=6.66$.
Thus, for V1, V2, V3, V4, V5 and V6:
$\mathrm{V} 1=\mathrm{VEE}(-5 \mathrm{~V})$
$\mathrm{V} 2=\mathrm{V}$ (About $0 \sim 4 \mathrm{~V}$ )
$\mathrm{V} 3=2 / \mathrm{aV}$
V4 $=(1-2 / a) V$
$V 5=(1-1 / a) V$
$\mathrm{V} 6=\mathrm{a} / \mathrm{aV}$
Fig. 4-31 shows the drive waveform for illumination and non-illumination.


Fig. 4-36 LCD Waveform

## POWER SUPPLY AND AUTO POWER OFF CIRCUIT

The Model 100 logic circuits use $\pm 5 \mathrm{~V}$. This power is supplied by the DC/DC converter. Also, the power supply has an Automatic Power OFF function (this circuit is shown in Fig. 4-37).
The circuits will be described by dividing them into the circuit which supplies the power, and the lowpower detection and automatic power OFF circuits.
(1) DC/DC Converter Circuit

OT2 is a converter transformer which oscillates T21 and T22 and generates voltage at the secondary side of the transformer.
At the same time the power is switched ON, a very slight collector current flows to T21 and T22. Also, voltage between pins 7 and 9 of the converter transformer is generated, and the T22 base potential becomes positive. In other words, the base polarity becomes biased in the forward direction. This voltage causes the T21 and T22 base current to flow, and the collector current is increased. When the current can longer increase, because of transistor saturation and converter coil resistance, the voltage between pins 7 and 9 begins to attenuate, causing T21 and T22 to be cut off all at once because of the reverse playback action.
Until immediately before the transistor is cut off, excitation current flows to the transformer.
8ecause the current is suddenly dropped as a result of the transistor cut-off, a counter voltage is generated, the distributed capacity of the coil is charged, and, as a result, an oscillation voltage is generated at the base coil.
Then, when the base potential progresses to a half cycle of the oscillation voltage, it is biased in the forward direction, T21 and T22 are switched ON once again, and oscillation such as that shown in Fig. 4-38 occurs.
In this way, AC voltage corresponding to the number of windings is generated at the secondary side of the converter, and this voltage is rectified and smoothed by D13, D15, C84 and C85.
Moreover, the voltage fluctuations of VDD $(+5 \mathrm{~V})$ are fed back to the primary side of the oscillation transistor by T13, D4, R121 and C92 to improve stability. C81 and R126 are a differentiation circuit designed to make the playback operation of the oscillation transistor easier. AC short circuits the circuit, so that the oscillation frequency is affected by the time-constant of this C and R . Because feedback is applied by VDD, which makes, stability difficult, VEE ( -5 V ) is stabilized by R97 and D14. (The voltage at both each of $\mathrm{C85}$ is about -7 V .)
(2) Low-Power Detection and Automatic Power OFF Circuitry

The low-power detection circuit illuminates an LED warning lamp when the battery voltage decreases. If it continues decreasing, the system power will be switched OFF just before the voltage becomes so low that the converter cannot operate.
There are about 20 minutes between the time when the LED lamp illuminates and the system is switched OFF (if no I/O devices are connected).
8attery voltage is detected by splitting the resistance of R144, R108, R105 and R116. When battery voltage (VL) becomes $4.1 \mathrm{~V} \pm 0.1 \mathrm{~V}, \mathrm{~T} 16$ is switched OFF, T17 is switched ON, T19 is driven, and the LED illuminates. (The LED is located on the LCD PC8.)
When VL becomes $3.7 \mathrm{~V} \pm 0.1 \mathrm{~V}, \mathrm{~T} 14$ is switched OFF, T15 is switched ON, and LPS changes from " H " to " $L$ ". This signal is inverted by M27, and fed to the TRAP terminal of 80C85. If the CPU acknowledges this signal, it sends the P.C.S. signal which passes through the PB4 of 81 C 55 after the internal operations.

The P.C.S. signal is active " $H$ ".
When P.C.S. becomes " $H$ ", the Q output of M28 (4013: "D" type F/F) becomes " H ", T20 operates, and the oscillation of the converter is stopped.
If there is no operation for 10 minutes or more (awaiting a command for 10 minutes or more), P.C.S. is output from PB4 of 81C55.
When the power switch is switched OFF, T18 is switched OFF, the M28 RESET terminal becomes " H " and oscillation is resumed by switching the power switch ON. If, however, the power is reduced by the L.P.S. signal, battery replacement is necessary. R123 and R112 are resistors to provide hysteresis.


Fig. 4-37 Power Supply and Reset Circuit


Fig. 4-38 Oscillation Waveform

## RESET CIRCUIT

This circuit supplies the CPU RESET signal and also the RAM RST signal as the RAM protecting signal when the power decreases.
The circuit diagram is shown in Fig. 4-37.
R103 and C78 delay the introduction of input power so that T11 is switched ON and T10 is switched OFF about 20 sec. after VDD is activated, with the result that the $\overline{R E S E T}$ signal changes from " L " to " H ". In the same way, RAM RST signal is generated by T9 and changes from " H " to " L ".
R141 provides hysteresis to the $\overline{\text { RESET }}$ signal.
Thermistor TH2 suppresses $\overline{\operatorname{RESET}}$ signal fluctuations due to temperature.
T25 receives the signal during automatic power OFF, short-circuiting both ends of C78, and resets the system.
The $\overline{\operatorname{RESET}}$ signal is active " L ", and RAM RST signal is active " H ".

## SECTION V TROUBLESHOOTING

## how to make use of this section

This section shows you how to go about solving a problem or malfunction that has been identified. All you have to do, is find the problem in the Troubleshooting Flowchart and refer to the section indicated by the number. Each section then identifies the components associated with the circuit in question and provides remedial instructions.
After completing any repairs, you should re-check each functional item according to the CHECK LIST. You can make use of the CHECK LIST even if the location and condition of the malfunction are not readily clear.



## 1. Doesn't work at all



## Check the power

- Check to be sure that the batteries are in and that the AC adapter is connected.
- Is the memory back-up power switch ON?
- Is the power switch ON?

Check the DC/DC converter circuit.

- Is $3.6-8 \mathrm{~V}$ applied to pin 1 of the converter transformer?
(If not, check C82, C83, battery contacts and adapter jack.)
- Check all output voltages.
a) VDD . . . +5 V (if not, check D13, C84 and D4)
b) VEE . . -5V (if not, check D15, C85 and D14)
c) V8 . . . +5 V (if not, check T27 and T28)
- Is T21 oscillating?
(If not, check T22, T13, C81, R126, R127, R140 and T20.)

Check the RESET signal.

- Is it high level ( $+2.2 \mathrm{~V}-5.3 \mathrm{~V}$ )?

If not, check T10, T11, T25, T9 RESET signal.

- Is it low level ( $0.8 \mathrm{~V}-0.3 \mathrm{~V}$ ) ?

If not, check T10, T11, T25, T9 RESET signal.
$\dagger$
Check the logic circuit.

- Check the CPU clock frequency.
( X 1 terminal $=4.9152 \mathrm{MHz}$; CLK terminal $=2.4576 \mathrm{MHz}$ )
(If not, check X2 and M19.)
- Try replacing the LCD unit.
- Check all IC s.

END

3. Key don't function


## 4. Buzzer doesn't function


5. Clock doesn't function


## 6. Reset doesn't function



## 7. Memory protection doesn't function



## 8. Printer interface doesn't function



## 9. Cassette interface doesn't function



Check TXC signals.
Is a modulated waveform output to pin 5 of the cassette connector during program (DATA) save?
(If not, check M34, M19, C68 and C64.)

10. B.C.R. interface doesn't function

11. RS-232C interface doesn't function

11

Check transmit side.
Check if the switching digital signal ( $\pm 5 \mathrm{~V}- \pm 3.5 \mathrm{~V}$ ) is output to connector pin 2 during transmission. Then check if the CTS signal of pin 5 is low level.
(If not output, check M22, M24, M35, C75, C76, C77, C71, C72 and C73.)


Check receive side.
Check if a digital signal is input to M22 pin 20 (RRI terminal) during data reception.
Check also to be sure that the RTSR signal of pin 4 is low level.
(If not emitted, check M22, M35, M33, D9, D8 and D10.)

12. Modem interface doesn't function

Check transmit side.
Check if a modulation signal is output to connector pin 5 (during coupler mode) or pin 7 (during direct mode) during transmission. Then check if the receiver carrier is input to the M31 Rx Car terminal (pin 1).
(If not, check M22, M30, T4, T7, OT1 and RY2.)

Check receive side.
Check to be sure that the modulation signal is input to M31 pin 1 ( $\mathrm{R} \times$ Car) during data reception.
(If not, check M29, M30, OT1, T2, T3, T5, D1, D2 and RY2. If it is input, check M22 and M31.)

Check the automatic dialer.
Check RY2, RY3, T7, T24, M36 and M26.

END
13. All functions check ok ?

13

Check unit again, as described in the TROUBLESHOOTING GUIDE.

## CHECK LIST

After completing any repairs or adjustments, check all functions with the following procedures TEST PROGRAM. Before beginning, however, perform a cold start (See procedure 4).
(1) Buzzer and LCD check (in BASIC mode)

20 FOR I = 0 TO 255
20 PRINT CHR\$ (I)
30 NEXT I
40 END
Operation
After 1 beep the LCD display clears and then, all printable characters are displayed.
(2) Clock test (in BASIC mode)
(a) Setting the year, month, date, day, hour, minute and second

Year, month, date setting: DATE = "MM/DD/YY"
Day setting: DAY = "day" (example: Sundary = Sun)
Hour, minute, second setting: TIME = "HH:MM:SS"
(b) Confirmation of set data

Return to the Main Menu with the MENU command and verify that the calendar has changed to the desired settings.
(3) Keyboard test

Refer to key functions in the Owner's Manual, and check that all functions work.
(4) Reset function test (memory protection test)
(a) Warm start

Turn the Computer OFF and then ON, or, with the POWER switch ON, press RESET (on the rear). Check that all User files are displayed.
(b) Cold start

While pressing the CTRL and PAUSE keys, press the RESET switch and check that all previously created user files are erased and that the date and time are initialized.
(5) Printer interface test (in BASIC mode)

Input the characters to be printed out on the LCD display, and then, when the hard copy key PRINT is pressed, the displayed characters will all be printed out.
(6) Cassette interface test (in BASIC mode)

Type a three or four line program and then save it on tape using the CSAVE file name command. Then load the program with the CLOAD file name command and verify that the program was sowed accurately.
(7) RS-232C and Modem Tests

Prepare two units to transmit and receive data first through the RS-232C Interface, and then through the Modem. See the Owner's Manual for details.

## SECTION VI EXPLODED VIEW AND PARTS LIST



Fig. 6-1 Exploded View


Fig. 6-2 Bottom View

MAIN P.C.B. ASSEMBLY

C2 C3 C4

| Cl | CAPACITOR, CERAMIC | $0.047 \mu \mathrm{~F} / 25 \mathrm{~V} /+-10 \%$ |
| :--- | :--- | :--- |
| C 2 |  |  | CAPACITOR, CERAMIC $0.047 \mu \mathrm{~F} / 25 \mathrm{~V} /+-10 \%$ CAPACITOR, TANTALUM $1 \mu \mathrm{~F} / 10 \mathrm{~V} /+-20 \%$

CAPACITOR, TANTALUM $1 \mu \mathrm{~F} / 10 \mathrm{~V} /+-20 \%$
CAPACITOR, CERAMIC $0.1 \mu \mathrm{~F} / 16 \mathrm{~V} /+-20 \%$ CAPACITOR, CERAMIC $0.1 \mu \mathrm{~F} / 16 \mathrm{~V} /+-20 \%$ CAPACITOR, CERAMIC $0.047 \mu \mathrm{~F} / 25 \mathrm{~V} /+-10 \%$


CAPACITOR, CERAMIC $0.047 \mu \mathrm{~F} / 25 \mathrm{~V} /+-10 \%$ CAPACITOR, CERAMIC $20 \mathrm{PF} / 50 \mathrm{~V} /+-10 \%$ CAPACITOR, CERAMIC $20 \mathrm{PF} / 50 \mathrm{~V} /+-10 \%$ CAPACITOR, CERAMIC $0.047 \mu \mathrm{~F} / 25 \mathrm{~V} /+-10 \%$ CAPACITOR, CERAMIC $82 \mathrm{PF} / 50 \mathrm{~V} /+-10 \%$


CAPACITOR, CERAMIC $82 \mathrm{PF} / 50 \mathrm{~V} /+-10 \%$ CAPACITOR, CERAMIC $0.047 \mu \mathrm{~F} / 25 \mathrm{~V} /+-10 \%$ CAPACITOR, CERAMIC $10 \mathrm{PF} / 50 \mathrm{~V} /+-0.5 \%$ CAPACITOR, CERAMIC 10PF/50V/+-0.5\% CAPACITOR, TANTALUM $1 \mu \mathrm{~F} / 10 \mathrm{~V} /+-20 \%$ CAPACITOR, CERAMIC $0.047 \mu \mathrm{~F} / 25 \mathrm{~V} /+-10 \%$

CAPACITOR, CERAMIC $0.047 \mu \mathrm{~F} / 25 \mathrm{~V} /+-10 \%$
CAPACITOR, CERAMIC $0.1 \mu \mathrm{~F} / 16 \mathrm{~V} /+-20 \%$ CAPACITOR, CERAMIC $0.1 \mu \mathrm{~F} / 16 \mathrm{~V} /+-20 \%$ CAPACITOR, CERAMIC $100 \mathrm{PF} / 50 \mathrm{~V} /+-5 \%$ CAPACITOR, CERAMIC $0.047 \mu \mathrm{~F} / 25 \mathrm{~V} /+-10 \%$ CAPACITOR, MYLAR $0.047 \mu \mathrm{~F} / 50 \mathrm{~V} /+-5 \%$ CAPACITOR, POLY FILM $4700 \mathrm{PF} / 100 \mathrm{~V} /+-1 \%$


CAPACITOR, POLY FILM $4700 \mathrm{PF} / 100 \mathrm{~V} /+-1 \%$ CAPACITOR, CERAMIC $0.1 \mu \mathrm{~F} / 16 \mathrm{~V} /+-20 \%$ CAPACITOR, CERAMIC $0.1 \mu \mathrm{~F} / 16 \mathrm{~V} /+-20 \%$ CAPACITOR, ELEC. $10 \mu \mathrm{~F} / 16 \mathrm{~V} /+-20 \%$
CAPACITOR, ELEC. $10 \mu \mathrm{~F} / 16 \mathrm{~V} /+-20 \%$
CAPACITOR, ELEC. $1 \mu \mathrm{~F} / 50 \mathrm{~V} /+75-10 \%$
CAPACITOR, CERAMIC $0.1 \mu \mathrm{~F} / 16 \mathrm{~V} /+-20 \%$
CAPACITOR, ELEC. $10 \mu \mathrm{~F} / 16 \mathrm{~V} /+-20 \%$
CAPACITOR, ELEC. $10 \mu \mathrm{~F} / 16 \mathrm{~V} /+-20 \%$
CAPACITOR, CERAMIC $0.1 \mu \mathrm{~F} / 16 \mathrm{~V} /+-20 \%$
$\downarrow$
CAPACITOR, CERAMIC $0.1 \mu \mathrm{~F} / 16 \mathrm{~V} /+-20 \%$


ACC-105 MCTP

ACC-473KFCP


ACC-473KFCP ACC- 200 KJCP ACC-200KJCP ACC-473KFCP ACC-820KJCP


ACC-820KJCP ACC-473KFCP

ACC-105MCTP
ACC-473KFCP

ACC-473KFCP

ACC-473KFCP ACC-473JJMP

CBFIE473KM

CBFIE473KM CSSCO 10 MDC

CSSCOl0MDC CBF1B104MY

CBF1Bl04MY
CBFIE473KM


CBFlE473KM CCFB200KCT CCFB200KCT
CBFIE473KM
CCFB820K0T


CCFB820K0T CBFlE473KM CCFBl00DCT CCFBl00DCT CSSCO10MDC CBFIE473KM


CBFIE473KM CBF1Bl04MY CBFlBl04MY CCFBl01JLT CBFIE473KM CQMB 473 JTH CQPC472FEN

## $\downarrow$

CQPC472FEN
CBF1B104MY
CBF1Bl04MY
CEADI00ADN
CEAD 100 ADN
CEAGO10 NLN
CBFlBl04MY
CEADIOOADN
CEADI00ADN
CBF1Bl04MY

| Ref. No. | Description | RS Part No. | Mfr's Part No. |
| :---: | :---: | :---: | :---: |
| C59 | CAPACITOR, MYLAR 3300PF/50V/+-5\% | ACC-332JJMP | CQMB332JTH |
| C60 | CAPACITOR, MYLAR $3300 \mathrm{PF} / 50 \mathrm{~V} /+-5 \%$ | ACC-332JJMP | CQMB332JTH |
| C61 | CAPACITOR, MYLAR $4700 \mathrm{PF} / 50 \mathrm{~V} /+-5 \%$ | ACC-472JJMP | CQMB472JTH |
| C62 | CAPACITOR, CERAMIC $10000 \mathrm{PF} / 50 \mathrm{~V} /+100-0 \%$ |  | CKFBl03PEM |
| C63 | CAPACITOR, MYLAR $0.1 \mu \mathrm{~F} / 50 \mathrm{~V} /+-10 \%$ |  | CQMBl04KTH |
| C64 | CAPACITOR, MYLAR $0.047 \mu \mathrm{~F} / 50 \mathrm{~V} /+-10 \%$ |  | CQMB473KTH |
| C65 | CAPACITOR, CERAMIC $0.047 \mu \mathrm{~F} / 25 \mathrm{~V} /+-10 \%$ | ACC-473KFCP | CBFlE473KM |
| C66 |  |  | CBF1-4 |
| C6 7 | CAPACITOR, CERAMIC $0.047 \mu \mathrm{~F} / 25 \mathrm{~V} /+-10 \%$ | ACC-473KFCP | CBFlE473KM |
| C69 | CAPACITOR, CERAMIC $1000 \mathrm{PF} / 50 \mathrm{~V} /+-10 \%$ |  | CKFBl02KBT |
| C70 | CAPACITOR, CERAMIC $0.1 \mu \mathrm{~F} / 16 \mathrm{~V} /+-20 \%$ |  | CBFIB104MY |
| C71 | CAPACITOR, MYLAR $0.039 \mu \mathrm{~F} / 50 \mathrm{~V} /+-10 \%$ |  | CQMB393KTH |
| C72 |  |  |  |
| C73 | CAPACITOR, MYLAR $0.039 \mu \mathrm{~F} / 50 \mathrm{~V} /+-10 \%$ |  | CQMB393KTH |
| C74 | CAPACITOR, CERAMIC $0.047 \mu \mathrm{~F} / 25 \mathrm{~V} /+-10 \%$ | ACC-473KFCP | CBFIE473KM |
| C75 | CAPACITOR, ELEC. $47 \mu \mathrm{~F} / 16 \mathrm{~V} /+-20 \%$ |  | CEAD 470 NLX |
| C76 |  |  |  |
| C77 | CAPACITOR, ELEC. $47 \mu \mathrm{~F} / 16 \mathrm{~V} /+-20 \%$ |  | CEAD 4 70NLX |
| C78 | CAPACITOR, ELEC. $3.3 \mu \mathrm{~F} / 50 \mathrm{~V} /+-75-10 \%$ | ACC-335XJAP | CEVG3R3ALN |
| C79 | CAPACITOR, CERAMIC $0.047 \mu \mathrm{~F} / 25 \mathrm{~V} /+-10 \%$ | ACC-473KFCP | CBFlE473KM |
| C80 | CAPACITOR, CERAMIC $0.047 \mu \mathrm{~F} / 25 \mathrm{~V} /+-10 \%$ | ACC-473KFCP | CbFle473KM |
| C81 | CAPACITOR, CERAMIC $1000 \mathrm{PF} / 50 \mathrm{~V} /+80-20 \%$ | ACC-102 ZJCP | CKFBl02 2 FN |
| C82 | CAPACITOR, ELEC. $4.7 \mu \mathrm{~F} / 25 \mathrm{~V} /+-20 \%$ |  | CEAE4R7ADN |
| C83 | CAPACITOR, ELEC. $470 \mu \mathrm{~F} / \mathrm{l} 0 \mathrm{~V} /+30-10 \%$ | ACC-477RCAP | CEAC4 71ACX |
| C84 | CAPACITOR, ELEC. $470 \mu \mathrm{~F} / 6.3 \mathrm{~V} /+30-10 \%$ | ACC-477RBAP | CEAB471ACX |
| C85 | CAPACITOR, ELEC. $33 \mu \mathrm{~F} / \mathrm{l} / 0 \mathrm{~V} /+-20 \%$ | ACC-336MCAP | CEAC330ADN |
| C86 | CAPACITOR, ELEC. $100 \mu \mathrm{~F} / 6.3 \mathrm{~V} /+75-10 \%$ | ACC-107XBAP | CEABIOIALN |
| C87 | CAPACITOR, CERAMIC $0.1 \mu \mathrm{~F} / 16 \mathrm{~V} /+-20 \%$ |  | CBFlBl04MY |
| C88 | CAPACITOR, TANTALUM $2.2 \mu \mathrm{~F} / 16 \mathrm{~V} /+-20 \%$ | ACC-225MDTP | CSSD2R2MDC |
| C89 | CAPACITOR, TANTALUM $2.2 \mu \mathrm{~F} / 16 \mathrm{~V} /+-20 \%$ | ACC-225MDTP | CSSD2R2MDC |
| C90 | CAPACITOR, ELEC. $1 \mu \mathrm{~F} / 50 \mathrm{~V} /+-20 \%$ |  | CEAGOIOADN |
| C91 | CAPACITOR, CERAMIC $0.047 \mu \mathrm{~F} / 25 \mathrm{~V} /+-10 \%$ | ACC-473KFCP | CBFlE473KM |
| C92 | CAPACITOR, ELEC. $0.47 \mu \mathrm{~F} / 50 \mathrm{~V} /+75-10 \%$ | ACC-474 XJAP | CEAGR 47 ALN |
| C9 4 | CAPACITOR, CERAMIC $8200 \mathrm{PF} / 50 \mathrm{~V} /+-10 \%$ | ACC-822KJCP | CKFB822KBT |
| C97 | CAPACITOR, CERAMIC $1000 \mathrm{PF} / 50 \mathrm{~V} /+-10 \%$ |  | CKFBl02KBT |
| C98 | CAPACITOR, CERAMIC $1000 \mathrm{PF} / 50 \mathrm{~V} /+-10 \%$ |  | CKFBl02KBT |
| C99 | CAPACITOR, CERAMIC $0.047 \mu \mathrm{~F} / 25 \mathrm{~V} /+-10 \%$ | ACC-473KFCP | CBFlE473KM |
| Cl00 | CAPACITOR, CERAMIC $2200 \mathrm{PF} / 50 \mathrm{~V} /+-10 \%$ |  | CKFB222KBT |
| Cl01 | CAPACITOR, TANTLUM $1 \mu \mathrm{~F} / 10 \mathrm{~V} /+-20 \%$ | ACC-105 MCTP | CSSC010MDC |
| Cl02 | CAPACITOR, CERAMIC $100 \mathrm{PF} / 50 \mathrm{~V} /+-10 \%$ |  | CCFBl01K0T |
| Cl03 | CAPACITOR, ELEC. $220 \mu \mathrm{~F} / 10 \mathrm{~V} /+30-10 \%$ | ACC-227RCAP | CEAC221ACX |
| Cl04 | CAPACITOR, CERAMIC $10000 \mathrm{PF} / 50 \mathrm{~V} /+100-0 \%$ |  | CKFBl03PEM |
| Cl05 | CAPACITOR, TANTALUM $0.15 \mu \mathrm{~F} / \mathrm{l} 6 \mathrm{~V} /+-20 \%$ | ACC-154MDTP | CSSDRI5MDC |
| Cl06 | CAPACITOR, TANTALUM $0.15 \mu \mathrm{~F} / 16 \mathrm{~V} /+-20 \%$ | ACC-154MDTP | CSSDR15MDC |
| Cl07 | CAPACITOR, CERAMIC $270 \mathrm{PF} / 50 \mathrm{~V} /+-10 \%$ | ACC-271KJCP | CCFB271K0T |
| Cl08 | CAPACITOR, MYLAR $5600 \mathrm{PF} / 50 \mathrm{~V} /+-10 \%$ | ACC-562KJMP | CQMB562KTH |
| Cl09 | CAPACITOR, CERAMIC $68 \mathrm{PF} / 50 \mathrm{~V} /+-10 \%$ |  | CCFB680K0T |
| Cllo | CAPACITOR, CERAMIC $1000 \mathrm{PF} / 50 \mathrm{~V} /+-10 \%$ |  | CKFBl02KBT |
| Clll | CAPACITOR, CERAMIC 3300PF/50V/+-10\% |  | CBFlH332KT |


| Ref. No | Description | RS Part No. | Mfr's Part No. |
| :---: | :---: | :---: | :---: |
| CONNECTORS |  |  |  |
| CN1 | JACK, JUNCTION - KEYBOARD 5268-10A | AJ-7343 | YJFl0S050Z |
| CN2 | JACK, JUNCTION - BCR CP-P26-09-30-134 | AJ-7342 | YJF09S045 Z |
| CN3 | JACK, JUNCTION - CMT TCS4480-01-1011 | AJ-7340 | YJF08S033Z |
| CN4 | JACK, JUNCTION MODEM TCS4490-01-1111 | AJ-7341 | YJF08S034Z |
| CN5 | JACK, JUNCTION PRINTER FRC2-C26-L13 ON | AJ- 7345 | YJF26S010 Z |
| CN6 | JACK, JUNCTION RS-232C | AJT-7344 | YJF25S012Z |
| CN7 | JACK, JUNCTION - LCD HU-30P-2G-Ll3 | AJ-7346 | YJF30S006Z |
| CN8 | JACK, JUNCTION - LED LINE | AJ-7322 | YJF02S041Z |
| CN9 | JACK, HECO342-01-010 | AJ-7338 | YJB03S001z |
| DIODES |  |  |  |
| D1 | DIODE, SILICON 1S2076 |  |  |
| D2 | DIODE, SILICON 1S2076 |  | QDSS2076 \#B |
| D4 | DIODE, SILICON, ZENER, NEC RD4.3 EL3 | ADX-1860 | QDZ 4R3EL3A |
| D5 | DIODE, SILICON 1S2076 |  | QDSS2076 \# B |
| D7 |  |  |  |
| D8 |  |  |  |
| D9 |  |  |  |
| D10 |  |  |  |
| D11 | $\dagger$ |  |  |
| D12 | DIODE, SILICON 1S2076 |  |  |
| D13 | DIODE, SILICON ERA81-004 | ADX-1859 | QDSS2076\#B |
| D14 | DIODE, SILICON, ZENER NEC RD5.1 ELI | ADX-1861 | QDS81004XZ |
| D15 | DIODE, SILICON 1S2076 |  | QDZ5R1ELIA <br> ODSS2076 \#B |
| D16 | - $\downarrow$ |  |  |
| D17 | DIODE, SILICON 1S2076 |  | QDSS2076\#B |
| D18 | SURGE ABSORBER ERZ-ClODK361 | ADX-1864 | QNHDK 361 AN |
| D21 | DIODE, SILICON lS2076 |  | QDSS2076 \# B |
| D22 | DIODE, SILICON 1S2076 |  |  |
| D23 | DIODE, SILICON ERA81-004 | ADX-1859 | QDS81004 XZ |
| D24 | SURGE ABSORBER ERZ-ClOK220 250A | ADX-1863 | QNDDK220AN |
| D27 | SURGE ABSORBER SNR-7D18L | ADX-1862 | QNB7D18LAD |
| D28 | DIODE, SILICON IS2076 |  | QDSS2076 \#B |
| D29 | DIODE, SILICON 1S2076 |  | QDSS2076 \#B |


| Ref. No. | Description | RS Part No. | Mfr's Part No. |
| :---: | :---: | :---: | :---: |
| INTEGRATED CIRCUITS |  |  |  |
| M1 | I.C., HI-SPEED C-MOS, OR GATE, TC40H373P | AMX-5820 | QQ040373AT |
| M2 | I.C., HI-SPEED C-MOS, BUFFER, TC40H245P | AMX-5818 | QQ040245AT |
| M3 | I.C., HI-SPEED C-MOS, DECODER, TC 40 Hl 38 P | AMX-5813 | QQ040138AT |
| M4 | I.C., HI-SPEED C-MOS, DECODER, TC40H138P | AMX-5813 | QQ040138AT |
| M5 | I.C., HI-SPEED C-MOS, DECODER,TC40H139P | AMX-5814 | QQ040139AT |
| * M6 | ASSEMBLY, RAM PACKAGE I.C. TC5518BF X 4 | AMX-5799 | QQHX1001A6 |
| * M7 | OR HM6117LFP-4 X 4 |  | QQHX1002A6 |
| *M8 |  |  |  |
| * M9 |  |  |  |
| M12 | I.C., C-MOS, MASKED ROM, LH535618 | AMX-5821 | QQ05356183 |
| M13 | I.C., HI-SPEED C-MOS, OR GATE, TC40H032P | AMX-5812 | QQ040032AT |
| M14 | I.C., HI-SPEED C-MOS, FLIP FLOP, TC40H175P | AMX-5816 | QQ040175AT |
| M15 | I.C., HI-SPEED C-MOS, BUFFER, TC40H244P | AMX-5817 | QQ040244AT |
| M16 | I.C., HI-SPEED C-MOS, DECODER, TC40 H138P | AMX-5813 | QQ040138AT |
| M17 | I. C., HI-SPEED C-MOS, NAND GATE, TC40H000P | AMX-5810 | QQ040000AT |
| M18 | I.C. , C-MOS, TIMER, D1990AC | AMX-5801 | QQ001990BA |
| M19 | I.C. , C-MOS, CPU, MSM80C85ARS | AMX-5806 | QQ008085A5 |
| M20 | I.C., HI-SPEED C-MOS, BUFFER, TC 40H367P | AMX-5819 | QQ040367AT |
| M21 | I.C., HI-SPEED C-MOS, BUFFER, TC 40 H 244 P | AMX-5817 | QQ040244AT |
| M22 | I.C. , C-MOS, UART, D3-6402-9 | AMX-5805 | QQ006402AZ |
| M23 | I.C., HI-SPEED C-MOS, BUFFER, TC 40 H 244 P | AMX-5817 | QQ040244AT |
| M24 | I.C., HI-SPEED C-MOS, OR GATE, TC40H032P | AMX-5812 | QQ040032AT |
| M25 | I. C. ${ }^{\text {C-MOS }}$, PI/O,MSM81C55RS | AMX-5807 | QQ008155A5 |
| M26 | I.C., HI-SPEED C-MOS, NOR GATE, TC40H002P | AMX-5811 | QQ040002AT |
| M27 | I.C., C-MOS, NAND GATE, MN4011B OR | AMX-5802 | QQ004011AN |
| M27. | I.C., C-MOS, NAND GATE, D4011C |  | QQ004011AA |
| M28 | I.C., C-MOS, D-FLIP FLOP, MN4013B OR | AMX-5804 | QQ004013AN |
| M28 | I.C., C-MOS, D-FLIP FLOP, D4013C |  | QQ004013AA |
| M29 | I.C., BIPOLAR, OP AMP, TL064CN | AMX-5800 | QQM00064AU |
| M30 | I.C., BIPOLAR, OP AMP, TL064CN | AMX-5800 | QQM00064AU |
| M31 | I.C. , C-MOS, MODEM, MCl 4412 VP | AMX-5808 | QQ014412AM |
| M32 | I.C., HI-SPEED C-MOS, BUFFER, TC40H244P | AMX-5817 | QQ040244AT |
| M33 | I. C., HI-SPEED C-MOS, SELECTOR, TC40H157P | AMX-5815 | QQ040157AT |
| M3 4 | I.C., C-MOS, SCHMITT TRIGGER, HD 14584 BP | AMX-5809 | QQ014584AB |
| M35 | I. C., C-MOS, SCHMITT TRIGGER, HD14584BP | AMX-5809 | QQ014584AB |
| M36 | I.C., C-MOS, D-FLIP FLOP, MN4013B OR | AMX-5804 | QQ004013AN |
| M36. | I.C., C-MOS, D-FLIP FLOP, D4013C |  | QQ004013AA |
| ** P-38 | I.C., C-MOS, RAM, TC5518BF-25 OR | AMX-5839 | QQ005518AT |
| * * P-38 | I. C. , C-MOS,RAM, HM6117LFP-4 |  | QQ006117BB |
| * 26-3801 is installed on M9. <br> ** P-38 is mounted on the RAM package I.C. <br> * 26-3802 is installed on M9, M8 and M7. |  |  |  |
| Ref. No. | Description | RS Part No. | Mfr's Part No. |
| RESISTOR ARRAYS |  |  |  |
| MR1 | RESISTOR ARRAY 100K X 8 l/8W/+-20\% |  | RAB10 4M08 X |
| MR2 | RESISTOR ARRAY 100K X 8 l/8W/+-20\% |  | RAB10 4M08 X |
| MR3 | RESISTOR ARRAY $33 \mathrm{~K} \times 8 \mathrm{l} / 8 \mathrm{~W} /+-20 \%$ |  | RAB33 3M08 X |
| MR 4 | RESISTOR ARRAY 33K X 8 l/ $8 \mathrm{~W} /+-20 \%$ |  | RAB333M08X |
| MR 5 | RESISTOR ARRAY 100 K X $81 / 8 \mathrm{~W} /+-20 \%$ |  | RAB104M08 X |
| MR6 |  |  |  |
| MR 7 | RESISTOR ARRAY 100K X 8 1/8W/+-20\% |  | RAB104M08 |


| Ref. No. | Description | RS Part No. | Mfr's Part No. |
| :---: | :---: | :---: | :---: |
| TRANSFORMERS |  |  |  |
| OTl | TRANSFORMER, DRIVER E6732B ACl000V | ATB-0472 | TD Z19A002K |
| OT2 | TRANSFORMER, CONVERTOR TN22A | ATB-0471 | TC12RZ001B |
| RESISTORS |  |  |  |
| R1 | RES. CARBON 1 K OHM/l/4W/+-5\% |  | RD25PJl0 2 X |
| R2 | RES. CARBON $33 \mathrm{~K} \mathrm{OHM} / 1 / 4 \mathrm{~W} /+-5 \%$ |  | RD25PJ333X |
| R3 |  |  |  |
| R4 |  |  |  |
| R5 |  |  |  |
| R6 | $\dagger$ |  | $\downarrow$ |
| R7 | RES. CARBON 33K OHM/1/4W/+-5\% |  | RD25PJ333X |
| R8 | RES. CARBON $1 \mathrm{~K} \mathrm{OHM} / 1 / 4 \mathrm{~W} /+-5 \%$ |  | RD25PJ102X |
| R9 |  |  |  |
| R10 |  |  |  |
| R11 | $\dagger$ |  | $\dagger$ |
| R12 | RES. CARBON 1 K OHM/l/4W/+-5\% |  | RD25PJ 102 X |
| R13 | RES. METAL FILM $806 \mathrm{OHM} / 1 / 4 \mathrm{~W} /+-1 \%$ | AN-0577BEC | RQBPF8060X |
| R14 | RES. CARBON 10 K OHM/l/4 $\mathrm{W} /+-5 \%$ |  | RD25PJ103X |
| R15 | RES. METAL FILM 33.2K OHM / $1 / 4 \mathrm{~W} /+-18$ | AN-0622BEC | RQBPF3322X |
| R16 | RES. METAL FILM 2.05K OHM/l/4W/+-1\% | AN-0716BEC | RQBPF2051X |
| R17 | RES. METAL FILM 73.2K OHM/l/4W/+-1\% | AN-0612BEC | RQBPF 7322 X |
| R18 | RES. METAL FILM 590K OHM/l/4W/+-1\% | AN-0615BEC | RQBPF5903X |
| R19 | RES. CARBON 15 K OHM/l/4W/+-5\% |  | RD25PJ153X |
| R20 | RES. CARBON $470 \mathrm{~K} / \mathrm{l} / 4 \mathrm{~W} /+-5 \%$ |  | RD25PJ474X |
| R21 | RES. CARBON 620 OHM/l/4W/+-5\% |  | RD25PJ621X |
| R22 | RES. CARBON 390 OHM/1/4W/+-5\% |  | RD25PJ391X |
| R23 | RES. CARBON 10 K OHM/l/4 $/$ / $+-5 \%$ |  | RD25PJ103X |
| R24 | RES. METAL FILM 665 OHM/l/4W/+-1\% |  | RQBPF6650X |
| R25 | RES. METAL FILM 1.5K OHM/1/4W/+-1\% | AN-0206BEC | RQBPF1501X |
| R26 | RES. CARBON 10K OHM/l/4W/+-5\% |  | RD25PJ103X |
| R27 | RES. METAL FILM 1.30K OHM/1/4W/+-1\% |  | RQBPFl301X |
| R28 | RES. METAL FILM 3.3K OHM / $1 / 4 \mathrm{~W} /+-1 \%$ | AN-0230BEC | RQBPF3301X |
| R29 | RES. METAL FILM 280 K OHM/l/4W/+-1\% | AN-0672BEC | RQBPF2803X |
| R30 | RES. METAL FILM $422 \mathrm{~K} \mathrm{OHM} / \mathrm{l} / 4 \mathrm{~W} /+-1 \%$ | AN-0419BEC | RQBPF4223X |
| R31 |  |  | RD25PJ222X |
| R32 | RES. CARBON $22 \mathrm{OHM} / 1 / 4 \mathrm{~W} /+-5 \%$ |  | RD25PJ220X |
| R33 | RES. CARBON $10 \mathrm{~K} \mathrm{OHM} / 1 / 4 \mathrm{~W} /+-5 \%$ |  | RD25PJl03X |
| R34 | RES. CARBON 1 K OHM/l/4W/+-5\% |  | RD25PJ102X |
| R35 | RES. CARBON 10K $\mathrm{OHM} / 1 / 4 \mathrm{~W} /+-5 \%$ |  | RD25PJ103X |
| R36 | RES. CARBON $680 \mathrm{OHM} / \mathrm{l} / 4 \mathrm{~W} /+-5 \%$ |  | RD25PJ681X |
| R37 | RES. CARBON $180 \mathrm{~K} \mathrm{OHM} / 1 / 4 \mathrm{~W} /+-5 \%$ |  | RD25PJ184X |
| R38 | RES. METAL FILM 52.3K OHM / $/ 4 \mathrm{~W} /+-1 \%$ | AN-0613BEC | RQBPF5232X |
| R39 | RES. CARBON 1 K OHM $/ 1 / 4 \mathrm{~W} /+-5 \%$ |  | RD25PJ102X |
| R40 | RES. CARBON 10K $\mathrm{OHM} / 1 / 4 \mathrm{~W} /+-5 \%$ |  | RD25PJ103X |
| R41 | RES. CARBON 10K OHM/l/4W/+-5\% |  | RD25PJ103X |
| R42 | RES. METAL FILM 2.3K OHM $/ 1 / 4 \mathrm{~W} /+-1 \%$ |  | RQBPF2301X |
| R43 | RES. METAL FILM 10 K OHM/1/4W/+-1\% |  | RQBPF1002X |
| R44 | RES. METAL FILM 242 K OHM/1/4W/+-1\% |  | RQBPF2423X |
| R45 | RES. METAL FILM 7.97K OHM/l/4W/+-1\% |  | RQBPF7971X |
| R46 | RES. CARBON 33K OHM/l/4W/+-5\% |  | RD25PJ333X |
| -R47 | RES. CARBON 15 M OHM $/ 1 / 4 \mathrm{~W} /+-5 \%$ |  | RD25TJ156X |
| R48 | RES. CARBON $68 \mathrm{~K} \mathrm{OHM} / \mathrm{l} / 4 \mathrm{~W} /+-5 \%$ |  | RD25PJ683X |
| R49 | RES. CARBON 3. $3 \mathrm{~K} \mathrm{OHM} / 1 / 4 \mathrm{~W} /+-5 \%$ |  | RD25PJ332X |
| R50 | RES. CARBON 3.3K OHM / $1 / 4 \mathrm{~W} /+-5 \%$ |  | RD25PJ332X |
| R51 | RES. CARBON 2. 2 K OHM/1/4W/+-5\% |  | RD25PJ222X |
| R52 | RES. CARBON 1K OHM/1/4W/+-5\% |  | RD25PJ102X |


| Ref. No. | Description | RS Part No. | Mfr's Part No. |
| :---: | :---: | :---: | :---: |
| R53 | RES. CARBON I00K 0 HM/l/4W/+-5\% |  | RD25PJ104 X |
| R54 | RES. CARBON 12 K OHM/1/4W/+-5\% |  | RD25PJ123X |
| R55 | RES. CARBON 3.3K OHM/1/4W/+-5\% |  | RD25PJ332X |
| R56 | RES. CARBON 10 K OHM $/ 1 / 4 \mathrm{~W} /+-5 \%$ |  | RD25PJ103X |
| R57 | RES. CARBON $33 \mathrm{~K} \mathrm{OHM} / 1 / 4 \mathrm{~W} /+-5 \%$ |  | RD25PJ333X |
| R58 |  |  |  |
| R59 |  |  |  |
| R60 |  |  |  |
| R61 | $\downarrow$ |  | $\dagger$ |
| R6 2 | RES. CARBON 33 K OHM/1/4W/+-5\% |  | RD25PJ333x |
| R63 | RES. CARBON $620 \mathrm{OHM} / 1 / 4 \mathrm{~W} /+-5 \%$ |  | RD25PJ621X |
| R64 | RES. CARBON 33 K OHM/l/4W/+-5\% |  | RD25PJ333X |
| R65 |  |  |  |
| R66 |  |  |  |
| R6 7 |  |  |  |
| R68 |  |  |  |
| R70 |  |  |  |
| R 71 |  |  |  |
| R72 |  |  |  |
| R73 | * |  | $\geqslant$ |
| R74 | RES. CARBON 33K OHM/1/4W/+-5\% |  | RD25PJ333X |
| R75 | RES. CARBON 100 K OHM/l/4W/+-5\% |  | RD25PJ 104 X |
| R 76 | RES. CARBON 33 K OHM/1/4W/+-5\% |  | RD25PJ333X |
| R77 | RES. CARBON 33 K OHM/l/4W/+-5\% |  | RD25PJ333X |
| R78 | RES. CARBON 100 K OHM/l/4W/+-5\% |  | RD25PJ104X |
| R79 | RES. CARBON 33 K OHM/1/4W/+-5\% |  | RD25PJ333X |
| R80 | RES. CARBON 33 K OHM/1/4W/+-5\% |  | RD25PJ333X |
| R81 | RES. CARBON $100 \mathrm{~K} 0 \mathrm{OM} / 1 / 4 \mathrm{~W} /+-5 \%$ |  | RD25PJ104X |
| R82 | RES. CARBON 33 K OHM/1/4W/+-5\% |  | RD 25 PJ 333 X |
| R83 | RES. CARBON $22 \mathrm{~K} 0 \mathrm{OM} / 1 / 4 \mathrm{~W} /+-5 \%$ |  | RD 25 PJ 223 X |
| R84 | RES. CARBON 33 K OHM $/ 1 / 4 \mathrm{~W} /+-5 \%$ |  | RD25PJ333X |
| R85 | RES. CARBON 10 K OHM/1/4W/+-5\% |  | RD25PJ103X |
| R86 | RES. CARBON 33 K OHM/l/4W/+-5\% |  | RD25PJ333X |
| R87 | RES. CARBON 6. $2 \mathrm{~K} \mathrm{OHM/1/4W/+-5} \mathrm{\%}$ |  | RD25PJ622X |
| R88 |  |  | $\downarrow$ |
| R89 | RES. CARBON 6. 2 K OHM/1/4W/+-5\% |  | RD25PJ622X |
| R90 | RES. CARBON 15 K OHM/l/4W/+-5\% |  | RD25PJ153 X |
| R91 | RES. CARBON 5.6K OHM/l/4W/+-5\% |  | RD25PJ562X |
| R92 | RES. CARBON 18 K OHM/l/4W/+-5\% |  | RD25PJ183X |
| R93 | RES. CARBON 68 K OHM/1/4W/+-5\% |  | RD25PJ683X |
| R94 | RES. CARBON 5.6 K OHM/l/4W/+-5\% |  | RD25PJ562X |
| R95 | RES. CARBON $100 \mathrm{OHM} / 1 / 4 \mathrm{~W} /+-5 \%$ |  | RD25PJ101X |
| R96 | RES. CARBON 18 K OHM/l/4W/+-5\% |  | RD25PJ183X |
| R 97 | RES. CARBON $180 \mathrm{OHM} / 1 / 4 \mathrm{~W} /+-5 \%$ |  | RD25PJ181X |
| R98 | RES. CARBON 18 K OHM/1/4W/+-5\% |  | RD25PJ183X |
| R99 | RES. CARBON 5.6K OHM/l/4W/+-5\% |  | RD25PJ562X |
| R101 | RES. CARBON 1.8K OHM/l/4W/+-5\% |  | RD25PJ182X |
| R102 | RES. CARBON 82 K OHM/l/4W/+-5\% |  | RD25PJ823X |
| R103 | RES. CARBON 10 K OHM/1/4W/+-5\% |  | RD25PJ 103 X |
| R104 | RES. CARBON 56 K OHM/l/4W/+-5\% |  | RD25PJ563X |
| R105 | RES. METAL FILM 2.7K OHM/l/4W/+-1\% | AN-0224BEE | RQBPF2701X |
| R106 | RES. CARBON 150 K OHM/l/4W/+-5\% |  | RD25PJ154X |
| R107 | RES. CARBON 47 K OHM/l/4W/+-5\% |  | RD25PJ473X |
| R108 | RES. METAL FILM 22.6K OHM/l/4W/+-1\% |  | RQBPF2262X |
| R109 | RES. CARBON 56K OHM/l/4W/+-5\% |  | RD25PJ563X |
| R110 | RES. CARBON $150 \mathrm{~K} \mathrm{OHM} / \mathrm{l} / 4 \mathrm{~W} /+-5 \%$ |  | RD25PJ154X |


| Ref. No. | Description | RS Part No. | Mfr's Part No. |
| :---: | :---: | :---: | :---: |
| R111 | RES. CARBON $150 \mathrm{~K} 0 \mathrm{HM} / 1 / 4 \mathrm{~W} / /+-5 \%$ |  | RD25PJ154X |
| R112 | RES. CARBON 1.8 K OHM $/ 1 / 4 \mathrm{~W} /+-5 \%$ |  | RD25PJ182X |
| R113 | RES. CARBON 3.3K OHM/l/4W/+-5\% |  | RD25PJ332X |
| R114 | RES. CARBON 33 K OHM/l/4W/ $+-5 \%$ |  | RD25PJ333X |
| R115 | RES. CARBON 100 K OHM/1/4W/+-5\% |  | RD25PJl04X |
| R116 | RES. METAL FILM 150 K OHM/l/4W/+-1\% |  | RQBPFl503X |
| R118 | RES. CARBON l00K OHM/l/4W/+-5\% |  | RD25PJl04X |
| R119 | RES. CARBON 33 K OHM $/ 1 / 4 \mathrm{~W} /+-5 \%$ |  | RD25PJ333X |
| R120 | RES. CARBON $82 \mathrm{~K} \mathrm{OHM} / 1 / 4 \mathrm{~W} /+-5 \%$ |  | RD25PJ823X |
| R121 | RES. CARBON $820 \mathrm{OHM} / 1 / 4 \mathrm{~W} /+-5 \%$ |  | RD25PJ821X |
| R122 | RES. CARBON $470 \mathrm{OHM} / 1 / 4 \mathrm{~W} /+-5 \%$ |  | RD25PJ471X |
| Rl2 3 | RES. CARBON 1. 8 K OHM/1/4W/+-5\% |  | RD25PJ182X |
| R124 | RES. CARBON 10 K OHM $/ 1 / 4 \mathrm{~W} /+-5 \%$ |  | RD25PJ103X |
| R125 | RES. CARBON 10 K OHM $/ 1 / 4 \mathrm{~W} /+-5 \%$ |  | RD25PJl03X |
| R126 | RES. CARBON 270 OHM/l/4W/+-5\% |  | RD25PJ271X |
| R127 | RES. CARBON 22 K OHM/1/4W/+-5\% |  | RD25PJ223X |
| R128 | RES. CARBON 100 K OHM/l/4W/+-5\% |  | RD25PJl04X |
| R131 | RES. CARBON lK OHM/l/4W/+-5\% |  | RD25PJ102X |
| R132 | RES. CARBON 150 K OHM $/ 1 / 4 \mathrm{~W} /+-5 \%$ |  | RD25PJ154X |
| R134 | RES. CARBON 3.3K OHM/l/4W/+-5\% |  | RD25PJ332X |
| R135 | RES. CARBON 68K OHM/l/4W/+-5\% |  | RD25PJ683X |
| R136 | RES. CARBON 68K OHM $/ 1 / 4 \mathrm{~W} /+-5 \%$ |  | RD25PJ683X |
| R137 | RES. CARBON $100 \mathrm{~K} 0 \mathrm{OM} / 1 / 4 \mathrm{~W} /+-5 \%$ |  | RD25PJ104X |
| R138 | CARBON 100\% OHM/1/4W/ |  |  |
| R139 | RES. CARBON 100 K OHM/1/4W/+-5\% |  | RD25PJ104X |
| Rl 40 | RES. CARBON 10 K OHM/1/4W/+-5\% |  | RD25PJl03X |
| R141 | RES. CARBON 1MEG OHM/1/4W/+-5\% |  | RD25PJ105X |
| Rl 42 | RES. CARBON 33 K OHM/1/4W/+-5\% |  | RD25PJ333X |
| R144 | RES. CARBON 15 K OHM/l/4W/+-5\% |  | RD25PJ153X |
| Rl 45 | RES. CARBON 15 K OHM/l/4W/+-5\% |  | RD25PJ153X |
| R146 | RES. CARBON 33 K OHM/1/4W/+-5\% |  | RD25PJ333X |
| Rl 49 | RES. CARBON 56 K OHM/l/4W/+-5\% |  | RD25PJ563X |
| R150 | RES. CARBON 470 OHM/l/4W/+-5\% |  | RD25PJ471X |
| R151 | RES. CARBON 33 K OHM/l/4W/+-5\% |  | RD25PJ333X |
| R152 | RES. CARBON 10 K OHM/l/4W/+-5\% |  | RD25PJl03X |
| R153 | RES. CARBON $33 \mathrm{~K} \mathrm{OHM} / 1 / 4 \mathrm{~W} /+-5 \%$ |  | RD25PJ333X |
| R154 | RES. CARBON $10 \mathrm{~K} \mathrm{OHM} / 1 / 4 \mathrm{~W} /+-5 \%$ |  | RD25PJ103X |
| R156 | RES. CARBON 100 K OHM/1/4W/+-5\% |  | RD25PJ104X |
| R157 | RES. CARBON 33 K OHM/l/4W/+-5\% |  | RD25PJ333X |
| R158 | RES. CARBON $100 \mathrm{~K} 0 \mathrm{HM} / 1 / 4 \mathrm{~W} /+-5 \%$ |  | RD25PJ104X |
| R159 | RES. CARBON $100 \mathrm{~K} 0 \mathrm{MM} / 1 / 4 \mathrm{~W} /+-5 \%$ |  | RD25PJ104X |
| Rl60 | RES. CARBON 100 K OHM/l/4W/+-5\% |  | RD25PJ104X |
| Rl61 | RES. CARBON 10K OHM/l/4W/+-5\% |  | RD25 PJ103X |
| Rl62 | RES. CARBON $100 \mathrm{OHM} / 1 / 8 \mathrm{~W} /+-5 \%$ | AN-0132EBC | RD18TJ101X |
| R170 | RES. CARBON 150 K OHM/1/4W/+-5\% |  | RD25PJ154X |
| RELAYS |  |  |  |
| RY1 | RELAY FBR211CD005-M | AR-8160 | ZRA265101Z |
| RY 2 | RELAY FRL-764D05/1AS-T | AR-8159 | ZRA1641027 |
| RY3 | RELAY FRL-764D05/1BS-T MODEM | AR-8158 | ZRA164101Z |


| Ref. No. | Description | RS Part No. | Mfr's Part No. |
| :---: | :---: | :---: | :---: |
| SWITCHES |  |  |  |
| SWl | SWITCH, SLIDE SHORTING KNOB 9MM,PWR,ANS | AS-2843 | SS020259 ZA |
| SW2 | SWITCH, SLIDE SSB34204, MODEM | AS-2845 | SS040213 ZA |
| SW3 | SWITCH, SLIDE SLB-22B9-03 KNOB 3MM, BKUP | AS-2844 | SS020260 ZL |
| SW4 | SWITCH, PUSH SPJ3l2U W/O KNOB, RESET | AS-7573 | SP01ABA06A |
| SW5 | SWITCH, SLIDE SHORTING KNOB 9MM,PWR,ANS | AS-2843 | SS020259 ZA |
| TRANSISTORS |  |  |  |
| Tl | XSISTOR 2SAlll5 NO RANK PC300MW/FT200MH |  | QTAll15XAE |
| T2 | XSISTOR 2SC2603 NO RANK PC300MW/FT200MH | AA-2SC 2603 | QTC2603XAE |
| T3 |  |  |  |
| T6 |  |  |  |
| T7 |  |  |  |
| T8 |  |  |  |
| T9 |  |  |  |
| Tl0 | *** | F | * |
| Tll | XSISTOR 2SC2603 NO RANK PC300MW/FT200MH | AA-2SC 2603 | QTC2603XAE |
| T13 | XSISTOR 2SC2603 E-RANK PC300MW/FT200MHZ |  | QTC 2603 XCE |
| Tl4 |  |  |  |
| Tl5 |  |  |  |
| T16 T17 | XSISTOR 2SC2603 E-RANK PC300MW/FT200MHZ |  | - ${ }_{\text {OTC } 2603 \mathrm{XCE}}$ |
| T18 | XSISTOR 2SC2603 NO RANK PC300MW/FT200MH | AA-2 SC 2603 | QTC 2603 XCE QTC2603XAE |
| T19 | XSISTOR 2SAlll5 NO RANK PC300MW/FT200MH |  | QTAlll5 XAE |
| T20 | XSISTOR 2SC2603 NO RANK PC300MW/FT200MH | AA-2SC2603 | QTC2603XAE |
| T21 | XSISTOR 2SCl384 S-RANK PC750MW/FT200MHZ |  | QTCl384XHN |
| T22 | XSISTOR 2SC2603 E-RANK PC300MW/FT200MHZ |  | QTC2603XCE |
| T23 | XSISTOR 2SC2603 NO RANK PC300MW/FT200MH | AA-2SC2603 | QTC2603XAE |
| T24 |  |  |  |
| T25 | $\checkmark$ | $\dagger$ |  |
| T27 | XSISTOR 2SC2603 NO RANK PC300MW/FT200MH | AA-2SC2603 | QTC2603XAE |
| T28 | XSISTOR 2SAlll5 NO RANK PC300MW/FT200MH |  | QTAlll5XAE |
| THERMISTERS |  |  |  |
| THl | THERMISTER 10K OHM/+-5\% TD5-C3l0Dl | AT-1235 | QHQ5C3lHZP |
| TH2 | THERMISTER 10K OHM/+-5\% TD5-C3l0Dl | AT-1235 | QHQ5C3lHzP |
| VAR. RESISTORS |  |  |  |
| VRI | VAR. RESISTOR 50K/B LCD CONTRAST |  | RV9A503B01 |
| VR2 | VAR. RESISTOR SEMI-FIXED 50K/B MODEM LE |  | RPSNB50303 |
| CLYSTALS |  |  |  |
| Xl | XTAL OSCILLATOR $32.768 \mathrm{KHZ} \mathrm{+-20PPM}$ | AMX-1011 | XTR1A1001\% |
| X 2 | XTAL OSCILLATOR 4.9152MHZ | AMX-1010 | XBRIAl003 X |
| X3 | XTAL OSCILLATOR HC43/U lMHZ | AMX-1009 | XAZ1C2001X |


| Ref. No. | Description | RS Part No. | Mfr's Part No. |
| :---: | :---: | :---: | :---: |
| MISCELLANEOUS |  |  |  |
| A- 9 | CONNECTOR - MAIN PCB ASSY | $A J-7323$ | ACCNA02GEA |
| A-10 | CONNECTOR - MAIN PCB ASSY | AJ-7325 | ACCNA05GEA |
| $\mathrm{P}-28$ | BATTERY TERMINAL - NEGATIVE | AHC-2156 | MW36lSNOOl |
| P-29 | BATTERY TERMINAL - POSITIVE | AHC-2157 | MW361SN003 |
| P-31 | KNOB, VOLUME | AK-5264 | VFl22SB001 |
| P-32 | KNOB, RESET | AK-5265 | VK121SB004 |
| P-33 | SUPPORT, BATTERY - MINUS | AHC-2177 | VSl18SB001 |
| $\mathrm{P}-34$ | SOCKET, I.C. ICA40-STG | $A J-7350$ | YSC40S002Z |
| P-35 | TERMINAL, SHIELD PLATE | $A J-7351$ | YZCll50001 |
| P-36 | BATTERY NI-CAD 3-51FT | ACS-0100 | ZBN0 36102 Y |
| P-37 | SUPPORT, BATTERY - POSITIVE |  | VS218SB002 |
| $\mathrm{P}-46$ | SOCKET, I.C. SBA-STG | $A J-7347$ | YSCl4S002Z |
| P-47 | SOCKET, I.C. A-8878A-28S-1H | AJ-7348 | YSC28S002Z |
| $\mathrm{P}-48$ | SOCKET, I.C. DICF-28CS | $A J-7349$ | YSC28S005 Z |
| $\mathrm{P}-50$ | COIL, CHOKE $10 \mu \mathrm{H} / 500 \mathrm{mMA} / \mathrm{AXIAL}$ | ACA-8286 | LFl00KE04Y |
| $\mathrm{P}-51$ | FERRITE BEAD |  | YFRL000002 |
| S-4 | SCREW, PAN HEAD, MACHINE,M1. $7 \times 3, \mathrm{~S}$-BLACK | AHD-2593 | BSP21703 NB |
| S-7 | SCREW, PAN HEAD, SEMS, MACHINE, M3X8, S-ZNCR | AHD-2594 | BSPC3008 NZ |
| S-8 | NUT, M3 Z-ZNCR THIN TYPE | AHD-7284 | BNHCL 30 NSZ |

LCD P.C.B. ASSEMBLY

LC26

RS Part No.
Mfr's Part No.


LC1 2
LCl 3
LCl 4
LCl 5
LCl 6
LCl 7
LCl 8
LC19
LC20
LC21
CAPACITOR, CERA CHIP $1000 \mathrm{PF} / 25 \mathrm{~V} /+80-20 \%$
CAPACITOR, CERA CHIP $220 \mathrm{PF} / 25 \mathrm{~V} /+80-20 \%$
LC22
LC23
LC2 4
LC25

CAPACITOR, CERA CHIP $220 \mathrm{PF} / 25 \mathrm{~V} /+80-20 \%$
CAPACITOR, CERAMIC $0.047 \mu \mathrm{~F} / 25 \mathrm{~V} /+-10 \%$

CAPACITOR, CERA CHIP $0.1 \mu \mathrm{~F} / 25 \mathrm{~V} /+80-20 \%$

CAPACITOR,
CERA CHIP $0.1 \mu \mathrm{~F} / 25 \mathrm{~V} /+80-20 \%$ CAPACITOR, CERA CHIP $18 \mathrm{PF} / 25 \mathrm{~V} /+-10 \%$ CAPACITOR, CERA CHIP $0.1 \mu \mathrm{~F} / 25 \mathrm{~V} /+80-20 \%$

CAPACITOR, CERA CHIP $0.1 \mu \mathrm{~F} / 25 \mathrm{~V} /+80-20 \%$ CAPACITOR, CERA CHIP $1000 \mathrm{PE} / 25 \mathrm{~V} /+80-20 \%$ CAPACITR, CERA CHIP 220PF/25V/+80-20 R

| LCN6 | JACK, JUNCTION BUZZER B2B-XH-A | AJ-7322 | YJF02S041Z |
| :--- | :--- | :--- | :--- | :--- |


| Ref. No. | Description | RS Part No. | Mfr's Part No. |
| :---: | :---: | :---: | :---: |
| INTEGRATED CIRCUITS |  |  |  |
| LM1 | I.C., C-MOS, DRIVER, HD 44102 CH | AMX-5797 | QQ044102BB |
| LM2 |  |  |  |
| LM3 |  |  |  |
| LM4 |  |  |  |
| LM5 |  |  |  |
| LM6 |  |  |  |
| LM7 |  |  |  |
| LM8 |  |  |  |
| LM9 | $\dagger$ | 7 | $\dagger$ |
| LM10 | I.C., C-MOS, DRIVER, HD 44102 CH | AMX-5797 | QQ044102BB |
| LM11 | I. C. , C-MOS, DRIVER, HD 44103 BLD | AMX-5798 | QQ044103BB |
| LM12 | I.C. ${ }^{\text {C }}$ C-MCS, DIVIVER, WD 44103 BLD | 820x-5796 | QQC44103B3 |
| LM13 | I.C., BIPOLAR, OP AMP, HAl7902P | AMX-5796 | QQM17902PB |
| RESISTORS |  |  |  |
| LR1 | RESISTOR, CHIP $10 \mathrm{~K} 0 \mathrm{OM} / 1 / 8 \mathrm{~W} /+-2 \%$ |  | RJ 8AMG103\% |
| LR2 | RESISTOR, CHIP 10K OHM/l/8W/+-2\% |  | RJ8AMG103\% |
| LR3 | RESISTOR, CHIP 26.5 K OHM/1/8W/+-2\% |  | RJ8AMGA52\% |
| LR4 | RESISTOR, CHIP $10 \mathrm{~K} \mathrm{OHM} / 1 / 8 \mathrm{~W} /+-2 \%$ |  | RJ8AMG103\% |
| LR5 | RESISTOR, CHIP $10 \mathrm{~K} \mathrm{OHM} / 1 / 8 \mathrm{~W} /+-2 \%$ |  | RJ8AMG103\% |
| LR6 | RESISTOR, CHIP $100 \mathrm{~K} 0 \mathrm{OM} / 1 / 8 \mathrm{~W} /+-5 \%$ |  | RJ8AMJ $104 \%$ |
| LR7 |  |  |  |
| LR8 |  |  |  |
| LR9 | $\dagger$ |  | $\gamma$ |
| LR10 | RESISTOR, CHIP 100K $\mathrm{OHM} / 1 / 8 \mathrm{~W} /+-5 \%$ |  | RJ 8AMJ 104\% |
| LR11 | RESISTOR, CHIP $18 \mathrm{OHM} / 1 / 8 \mathrm{~W} /+-5 \%$ |  | RJ8AMJ 1808 |
| LRI2 | RESISTOR, CHIP $150 \mathrm{OHM} / 1 / 8 \mathrm{~W} /+-5 \%$ |  | RJ8AMJ151\% |
| LR13 |  |  | $1$ |
| LR14 |  |  |  |
| LRI 5 | $\downarrow$ |  |  |
| LR16 | RESISTOR, CHIP 150 OHM/1/8W/+-5\% |  | RJ 8AMJ $151 \%$ |
| MISCELLANEOUS |  |  |  |
| A-7 | CORD ASSY - LCD CONNECTOR | AW- 3058 | ACCN812GEA |
| A-8 | CONNECTOR ASSY, LCD PCB | $A J-7324$ | ACCNA03GEA |
| $\mathrm{P}-22$ | HOLDER - LCD | AHC-2154 | MB861SF001 |
| $\mathrm{P}-24$ | L.E.D. SLP-135B | $A L-1458$ | QLlSPl35BC |
| $\mathrm{P}-25$ | CONNECTOR, LCD SG TYPE | $A J$ A 7321 | VQ811RX001 |
| P-27 | L.C.D. LR202-C | AL-1459 | 2XLR202CXB |

KEY BOARD ASSEMBLY

| Ref. No. | Description | RS Part No. | Mfr's Part No. |
| :---: | :---: | :---: | :---: |
| SWITCHES |  |  |  |
| P-12 | SWITCH, KEY - TACT | AS-7570 | SK0101X10A |
| P-13 | SWITCH, KEY - PUSH | AS-7571 | SK0111X04A |
| P-14 | SWITCH, KEY - LOCK TYPE | AS-7572 | SK0111X05A |
| MISCELLANEOUS |  |  |  |
| A-6 | CORD ASSY -KEY BOARD CONNECTOR | AW-3057 | ACCN870GEA |
| P-10 | GUIDE - SPACE KEY | AHC-2153 | MX722LJ 001 |
| P-9 | GUIDE - ENTER KEY | AHC-2152 | MX422LJ 001 |


| Ref. No. | Description | RS Part No. | Mfr's Part No. |
| :---: | :---: | :---: | :---: |
| KEYTOPS |  |  |  |
| P-100 | KEYTOP - TACT | AK-5205 | VKl2lSB003 |
| P-101 | KEYTOP - 1 | AK-5206 | VK122SB004 |
| P-102 | KEYTOP - 2 | AK-5 207 | VKl22SB005 |
| P-103 | KEYTOP - 3 | AK-5208 | VKl22SB006 |
| P-104 | KEYTOP - 4 | AK-5209 | VKl22SB007 |
| P-105 | KEYTOP - 5 | AK-5210 | VK122SB008 |
| P-106 | KEYTOP - 6 | AK-5211 | VKl22SB009 |
| P-107 | KEYTOP - 7 | AK-5212 | VK122SB010 |
| P-108 | KEYTOP - 8 | AK-5213 | VKl22SB0ll |
| P-109 | KEYTOP - 9 | AK-5214 | VK122SB012 |
| P-110 | KEYTOP - 0 | AK-5215 | VK122SB013 |
| P-111 | KEYTOP - A | AK-5216 | VK122SB014 |
| P-112 | KEYTOP - B | AK-5217 | VK122SB015 |
| P-113 | KEYTOP - C | AK-5218 | VKl22SB016 |
| P-114 | KEYTOP - D | AK-5219 | VK122SB017 |
| P-115 | KEYTOP - E | AK-5220 | VK122SB018 |
| P-116 | KEYTOP - F | AK-5221 | VKl22SB019 |
| P-117 | KEYTOP - G | AK-5222 | VK122SB020 |
| P-118 | KEYTOP - H | AK-5223 | VK122SB021 |
| P-119 | KEYTOP - I | AK-5224 | VKl22SB022 |
| P-120 | KEYTOP - J | AK-5225 | VKl22SB023 |
| P-121 | KEYTOP - K | AK-5226 | VKl22SB024 |
| P-122 | KEYTOP - L | AK-5227 | VK122SB025 |
| P-123 | KEYTOP - M | AK-5228 | VK122SB026 |
| P-124 | KEYTOP - N | AK-5229 | VKl22SB027 |
| $\mathrm{P}-125$ | KEYTOP - O |  | VK122SB028 |
| P-126 | KEYTOP - P | AK-5231 | VKl22SB029 |
| P-127 | KEYTOP - Q | AK-5232 | VKl22SB030 |
| P-128 | KEYTOP - R | AK-5233 | VKl22SB031 |
| P-129 | KEYTOP - S | AK-5234 | VKl22SB032 |
| $\mathrm{P}-130$ | KEYTOP - T | AK-5235 | VKl22SB033 |
| P-131 | KEYTOP - U | AK-5236 | VKl22SB034 |
| P-132 | KEYTOP - V | AK-5237 | VKl22SB035 |
| P-133 | KEYTOP - W | AK-5238 | VKl22SB036 |
| P-134 | KEYTOP - X | AK-5239 | VKl22SB037 |
| P-135 | KEYTOP - Y | AK-5240 | VKl22SB038 |
| P-136 | KEYTOP - Z | AK-5241 | VKl22SB039 |
| P-200 | KEYTOP - ESC | AK-5242 | -VKl22SB040 |
| P-201 | KEYTOP - MINUS | AK-5243 | VK122SB041 |
| P-202 | KEYTOP - EQUAL | AK-5244 | VKl22SB042 |
| P-203 | KEYTOP - DEL | AK-5245 | VKl22SB043 |
| P-204 | KEYTOP - BRACKET | AK-5246 | VKl22SB044 |
| P-205 | KEYTOP - ; | AK-5247 | VK122 SB045 |
| P-206 | KEYTOP - ' | AK-5248 | VK122SB046 |
| P-207 | KEYTOP - CAPS LOCK | AK-5249 | VKl22SB047 |
| P-208 | KEYTOP - COMMA | AK-5250 | VKl22SB048 |
| P-209 | KEYTOP - PERIOD | AK-5251 | VK122SB049 |
| P-210 | KEYTOP - / | AK-5252 | VK122SB050 |
| P-211 | KEYTOP - GRPH | AK-5253 | VK122SB051 |
| P-212 | KEYTOP - CODE | AK-5254 | VKl22SB052 |
| P-213 | KEYTOP - NUM | AK-5255 | VK122SB053 |
| P-214 | KEYTOP - TAB | AK-5256 | VKl3 2 SB006 |
| P-215 | KEYTOP - CTRL | AK-5257 | VK13 2SB007 |
| $\mathrm{P}-216$ | KEYTOP - SHIFT | AK-5259 | VK13 2SB008 |
| P-217 | KEYTOP - ENTER | AK-5260 | VK142SB003 |
| P-218 | KEYTOP - SPACE | AK-5261 | VK172SB002 |

MECHANICAL AND ASSEMBLY PARTS

| Ref. No. | Description | RS Part No. | Mfr's Part No. |
| :---: | :---: | :---: | :---: |
| A-1 | KEYBOARD ASSEMBLY |  | AFYXI****1 |
| A-2 | P.C.B. ASSY - LCD | AX-9349 | APLX1002AA |
| A-3 | P.C.B. ASSY - MAIN ( $26-3801$ ) | AX-9350 | APLX1003AA |
|  | (26-3802) |  | APLX1003BA |
| A-4 | CASE ASSEMBLY, TOP | AZ-6913 | AMXI****01 |
| P-15 | PLATE, MODEL | AHC-2178 | MVMXI****1 |
| P-16 | CASE,TOP - SILVER |  | VB883SM001 |
| P-17 | FILTER | AZ-6914 | VS868AC002 |
| A-5 | CASE ASSEMBLY, BOTTOM | AZ-6915 | AMXI****02 |
| P-18 | FOOT, RUBBER | AF-0364 | \#\#P4157*** |
| P-19 | BATTERY TERMINAL - FRONT | AHC-2179 | MW261LJ009 |
| P-20 | BATTERY TERMINAL - REAR | AHC-2180 | MW261LJ010 |
| P-21 | CASE, BOTTOM |  | VB883SB008 |
| P-26 | BUZZER ASSEMBLY | AB-7119 | AYX1N***01 |
| P-6 | COVER, ROM | ADA-0386 | VS667SB002 |
| P-7 | COVER, BATTERY | ADB-0455 | VS668SB002 |
| P-8A | POUCH | AZ-6916 | AMXI**** 03 |
| P-3 | PLATE, NAME | AHC-2181 | KLX1****01 |
| P-4 | LABEL - FCC (26-3801 USA VERSION ONLY) |  | KL000304XX |
|  | ( 26-3802 USA VERSION ONLY) |  | KL000305 XX |
| P-5 | PLATE - SERIAL NUMBER ( $26-3801$ ) |  | MVSX1****1 |
|  | ( 26-3802) |  | MVSX1****2 |
| P-1 | SUPPORT, KEYBOARD - FRONT | AHC-2182 | MU821LJ001 |
| P-2 | SUPPORT, KEYBOARD - REAR | AHC-2183 | VL821SB001 |
| $\mathrm{p}-43$ | SUPPORT, KEYBOARD - MIDDLE | AHC-2233 | VLl22SB001 |
| P-44 | SUPPORT, CAP, KEYBOARD | AHC-2232 | VBlllRB001 |
| p-39 | PLATE, BLIND - LeFT | AHC-2184 | VS326SB003 |
| P-40 | PLATE, BLIND - RIGHT | AHC-2185 | VS326SB004 |
| P-41 | CAP, RS-232C - CONNECTOR COVER | AHC-2234 | VL722SB002 |
| P-42 | CAP, B.C.R. - CONNECTOR COVER | AHC-2235 | VE32JPB001 |
| P-45 | PLATE, SHIELD | ART-4964 | AMX1****04 |
| S-1 | SCREW, CUP HEAD, MACHINE, M3X8, S-ZNCR | AHD-1865 | BSP43008NZ |
| S-2 | SCREW, PAN HEAD, MACHINE, M2X4, PLASTIC | AHD-2612 | BSPP2004NP |
| S-5 | SCREW, PAN HEAD, TAPPING, M3X10, S-ZNCR | AHD-2619 | BTPP3010BZ |
| S-6 | SCREW, PAN HEAD, SEMS, MACHINE, M3X10, S-ZNCR | AHD-1867 | BSPN3010NZ |
| S-3 | SCREW, HARDWARE KIT, SEMS, MACHINE, M3X8, X4 | AHW-2603801 | NSAXl10001 |

SECTION VII
DIAGRAMS


P.C.B. VIEWS

MAIN P.C.B. (TOP VIEW)


Fig. 7-4 Main P.C.B. - Circuit Side


Fig. 7-5 LCD P.C.B. - Component Side

## (BOTTOM VIEW)



Fig. 7-6 LCD P.C.B. - Circuit Side

## APPENDIX A <br> INSTALLATION OF OPTIONAL RAMs AND ROM

## INSTALLATION OF OPTIONAL RAMs AND ROM

(1) Installation of optional RAMs

Open the Top and Bottom Case of the Model 100 (refer to Section II, DISASSEMBLY/REASSEMBLY). On the Main P.C. Board, you can find 3 IC sockets marked "Optional RAM 26-3801 \#1, 2 and 3".
Insert optional RAMs into these sockets.
Prior to inserting the RAMs, make sure that all the pins of the RAM are correctly aligned against the socket pins.
(2) Installation of optional ROM

Using the coin, remove the ROM Cover on the Bottom Case.
You will find an IC socket with a plastic housing.
Insert optional ROM into this socket.
On the P.C. Board, at the four corners of the IC socket, you will find the number of pins, such as 1 , 14,15 and 28.
Pay attention that pin-1 of the ROM is correctly aligned against pin-1 of the IC socket.


Fig. A. 1 Installation of Optional RAMs and ROM

## APPENDIX B CHARACTER CODE TABLE

| Decimai | Hex | Binary | Printed Character | Keyboard Character |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 00 | 00000000 |  | (CTAL (u) |
| 1 | 01 | 00000001 |  | (CTHD A |
| 2 | 02 | 00000010 |  | CTAD 8 |
| 3 | 03 | 00000011 |  | CTACC |
| 4 | 04 | 00000100 |  | (TAL) D |
| 5 | 05 | 00000101 |  | CTACE |
| 6 | 06 | 00000110 |  | CTRLF |
| 7 | 07 | 00000111 |  | CIAT G |
| 8 | 08 | 00001000 |  | CTAI' H |
| 9 | 09 | 00001001 |  |  |
| 10 | OA | 00001010 |  | CTELJ |
| 11 | 0 B | 00001011 |  | Ctal K |
| 12 | 0 C | 00001100 |  | CTRL L |
| 13 | 00 | 00001101 |  | CTAL M |
| 14 | OE | 00001110 |  | çal N |
| 15 | OF | 00001111 |  | , CTART O |
| 16 | 10 | 00010000 |  | cthil P |
| 17 | 11 | 00010001 |  | CTAL Q |
| 18 | 12 | 00010010 |  | CTRL R |
| 19 | 13 | 00010011 |  | CThL S |
| 20 | 14 | 00010100 |  | CTRL T |
| 21 | 15 | 00010101 |  | CTiL U |
| 22 | 16 | 00010110 |  | CTAL V |
| 23 | 17 | 00010111 |  | CTRL W |
| 24 | 18 | 00011000 |  | Crist $X$ |
| 25 | 19 | 00011001 |  | CTRL $Y$ |
| 26 | 1A | 00011010 |  | CTRL 2 |
| 27 | 1B | 00011011 |  | ESC) |
| 28 | 1 C | 00011100 |  | E |
| 29 | 10 | 00011101 |  | - |
| 30 | 1E | 00011110 |  | 4 |
| 31 | 1 F | 00011111 |  | 1 |
| 32 | 20 | 00100000 |  | SPACEBAR |
| 33 | 21 | 00100001 | $!$ | $!$ |
| 34 | 22 | 00100010 | - | - |
| 35 | 23 | 00100011 | \# | * |
| 36 | 24 | 00100100 | \$ | \$ |
| 37 | 25 | 00100101 | \% | \% |
| 38 | 26 | 00100110 | 8 | 8 |
| 39 | 27 | 00100111 | , | , |
| 40 | 28 | 00101000 | $($ | 1 |
| 41 | 29 | 00101001 | $)$ | ) |
| 42 | 2A | 00101010 | * | \% |
| 43 | 2 B | 00101011 | + | $+$ |
| 44 | 2C | 00101100 | . | . |
| 45 | 2D | 00101101 | - | - |
| 46 | 2 E | 00101110 | . | $\cdots$ |


| Decimai | Hex | Blnary | Printed Character | Keyboard Character |
| :---: | :---: | :---: | :---: | :---: |
| 47 | 2 F | 00101111 | 1 | ! |
| 48 | 30 | 00110000 | 0 | 0 |
| 49 | 31 | 00110001 | 1 | 1 |
| 50 | 32 | 00110010 | 2 | 2 |
| 51 | 33 | 00110011 | 3 | 3 |
| 52 | 34 | 00110100 | 4 | 4 |
| 53 | 35 | 00110101 | 5 | 5 |
| 54 | 36 | 00110110 | 6 | 6 |
| 55 | 37 | 00110111 | 7 | 7 |
| 56 | 38 | 00111000 | 8 | 8 |
| 57 | 39 | 00111001 | 9 | 9 |
| 58 | 3A | 00111010 | : | : |
| 59 | 3 B | 00111011 | ; | : |
| 60 | 3 C | 00111100 | $<$ | $<$ |
| 61 | 3D | 00111101 | $=$ | = |
| 62 | 3 E | 00111110 | > | $>$ |
| 63 | 3 F | 00111111 | ? | ? |
| 64 | 40 | 01000000 | fle | (a) |
| 65 | 41 | 01000001 | A | A |
| 66 | 42 | 01000010 | B | B |
| 67 | 43 | 01000011 | C | C |
| 68 | 44 | 01000100 | D | D |
| 69 | 45 | 01000101 | E | E |
| 70 | 46 | 01000110 | F | F |
| 71 | 47 | 01000111 | G | G |
| 72 | 48 | 01001000 | H | H |
| 73 | 49 | 01001001 | 1 | 1 |
| 74 | 4A | 01001010 | $J$ | $J$ |
| 75 | 4 B | 01001011 | K | K |
| 76 | 4 C | 01001100 | L | L |
| 77 | 4D | 01001101 | M | M |
| 78 | 4E | 01001110 | $N$ | N |
| 79 | 4F | 01001111 | 0 | 0 |
| 80 | 50 | 01010000 | P | P |
| 81 | 51 | 01010001 | Q | 0 |
| 82 | 52 | 01010010 | R | R |
| 83 | 53 | 01010011 | S | S |
| 84 | 54 | 01010100 | T | $T$ |
| 85 | 55 | 01010101 | U | U |
| 86 | 56 | 01010110 | V | V |
| 87 | 57 | 01010111 | W | W |
| 88 | 58 | 01011000. | X | X |
| 89 | 59 | 01011001 | $Y$ | Y |
| 90 | 5A | 01011010 | 2 | $z$ |
| 91 | 58 | 01011011 | 1 | 1 |
| 92 | 5 C | 01011100 | $\dagger$ | (GAPA) - |
| 93 | 5D | 01011101 | 1 | . |
| 94 | 5E | 01011110 | - | * |

For uppercase letters A-Z, press (3ITFD or (CXP"Loc: betore pressing the Keytoard Cheracter.

| Decimel | Mex | Binary | Printed Character | Keyboard Character |
| :---: | :---: | :---: | :---: | :---: |
| 95 | 5 F | 01011111 | － | － |
| 96 | 60 | 01100000 | 1 | （GhkPl |
| 97 | 61 | 01100001 | a | A |
| 98 | 62 | 01100010 | $b$ | B |
| 99 | 63 | 01100011 | c | C |
| 100 | 64 | 01100100 | d | D |
| 101 | 65 | 01100101 | － | E |
| 102 | 66 | 01100110 | 1 | F |
| 103 | 67 | 01100111 | 9 | G |
| 104 | 68 | 01101000 | h | H |
| 105 | 69 | 01101001 | i | 1 |
| 106 | 6A | 01101010 | j | J |
| 107 | 68 | 01101011 | k | K |
| 108 | 6 C | 01101100 | 1 | L |
| 109 | 60 | 01101101 | m | M |
| 110 | 6 E | 01101110 | ก | N |
| 111 | 6 F | 01101111 | $\bigcirc$ | 0 |
| 112 | 70 | 01110000 | p | P |
| 113 | 71 | 01110001 | 9 | Q |
| 114 | 72 | 01110010 | r | R |
| 115 | 73 | 01110011 | s | S |
| 116 | 74 | 01110100 | $t$ | T |
| 117 | 75 | 01110101 | u | U |
| 118 | 76 | 01110110 | $v$ | v |
| 119 | 77 | 01110111 | w | w |
| 120 | 78 | 01111000 | $\times$ | X |
| 121 | 79 | 01111001 | y | Y |
| 122 | 7A | 01111010 | $z$ | $z$ |
| 123 | 78 | 01111011 | 1 | （c）ppr 9 |
| 124 | 7 C | 01111100 | I | （chppl＿ |
| 125 | 7 D | 01111101 | \} | CGPM 0 |
| 126 | 7 E | 01111110 | $\sim$ | （GAPT） |
| 127 | 7F | 01111111 |  | （TED） |
| 128 | 80 | 10000000 | 8 | （CapPlip |
| 129 | 81 | 10000001 | 4 |  |
| 130 | 82 | 10000010 | （ $\times$ | （GPPR 1 |
| 131 | 83 | 10000011 | 5 | （CAPFW x |
| 132 | 84 | 10000100 | 虫 |  |
| 133 | 85 | 10000101 | $\pm$ | （ |
| 134 | 86 | 10000110 | 固 |  |
| 135 | 87 | 10000111 | $\square$ | （ 6 Whal |
| 138 | 88 | 10001000 | i |  |
| 137 | 89 | 10001001 | $1-$ | （（FAFPI） |
| 138 | 8 A | 10001010 | ＊ |  |
| 139 | 88 | 10001011 | $\Sigma$ | （（ram） s |
| 140 | 8 C | 10001100 | $*$ | （Cappl ${ }^{\prime}$ |
| 141 | 80 | 10001101 | $\pm$ | （6FPR＝ |
| 142 | BE | 10001110 | f | （GAP⿳亠丷厂犬） |
| 143 | BF | 10001111 | 4 | （c） |

＊For lowercase letters a－z，be sure（CWBS LOCD is not pressed＂down．＂

| Decimal | Hax | Binary | Printed Character | Keyboard Charactar |
| :---: | :---: | :---: | :---: | :---: |
| 194 | C2 | 11000010 | $i$ | （ 6008 |
| 195 | C3 | 11000011 | ó | （CODE） 9 |
| 196 | C 4 | 11000100 | ù | （COOE 7 |
| 197 | C5 | 11000101 | － | COOE）－ |
| 198 | C6 | 11000110 | e | （C00E） |
| 199 | C7 | 11000111 | i | （6002） |
| 200 | C8 | 11001000 | a | COOE 9 |
| 201 | C9 | 11001001 | i | COOE k |
| 202 | CA | 11001010 | o | COOE 1 |
| 203 | CB | 11001011 | บ่ | CODE j |
| 204 | CC | 11001100 | y | COOE y |
| 205 | CD | 11001101 | ก | COOE $n$ |
| 206 | CE | 11001110 | a | COOE 2 |
| 207 | CF | 11001111 | ó | COOE |
| 208 | D0 | 11010000 | $\dot{\text { A }}$ | CODE！ |
| 209 | D1 | 11010001 | Ė | COOE＊ |
| 210 | D2 | 11010010 | i | coos＊ |
| 211 | D3 | 11010011 | O | CODE（ |
| 212 | D4 | 11010100 | Ü | Cobe \＆ |
| 213 | D5 | 11010101 | 1 | C00EI |
| 214 | D6 | 11010110 | E | CODE E |
| 215 | D7 | 11010111 | E | COEE |
| 216 | D8 | 11011000 | A | COOE O |
| 217 | D9 | 11011001 | 1 | COOE K |
| 218 | DA | 11011010 | 0 | CODEL |
| 219 | DB | 11011011 | U | COOE J |
| 220 | DC | 11011100 | Y | CODE $Y$ |
| 221 | DD | 11011101 | U | COOE $<$ |
| 222 | DE | 11011110 | E | COOE V |
| 223 | DF | 11011111 | $\dot{A}$ | CCOE X |
| 224 | ED | 11100000 |  | （GRPH） Z |
| 225 | E1 | 11100001 | －（upper left） | ）GEPF＋ |
| 226 | E2 | 11100010 | －（upper right） | t）（chple（ 4 |
| 227 | E3 | 11100011 | －（lower left） | （taplo \＃ |
| 228 | E4 | 11100100 | －（lower right） | ht）（6ar＋i \＄ |
| 229 | E5 | 11100101 | 2 | （CFPM \％ |
| 230 | E6 | 11100110 | $\cdots$ | G：17） |
| 231 | E7 | 11100111 | －（upper） | CFPr O |
| 232 | E8 | 11101000 | －（lower） | CMPW |
| 233 | E9 | 11101001 | 1 （left） |  |
| 234 | EA | 11101010 | ｜（right） |  |
| 235 | EB | 11101011 | $\square$ | Crimi |
| 236 | EC | 11101100 | $\square$ | （Cappl |
| 237 | ED | 11101101 | $\square$ | （chal |
| 238 | EE | 11101110 | $\underline{ }$ | （FTR F |
| 239 | EF | 11101111 |  | cisix x |
| 240 | F0 | 11110000 | 「 | （FiP） |
| 241 | F1 | 11110001 | － | （Fisil $P$ |
| 242 | F2 | 11110010 | 7 | Gis） |
| 243 | F3 | 11110011 | T | （a） |

Decimal Hax Binary Printed Kayboard Charactar Charactar

| 244 | F4 | 11110100 | ＋ | （crph ${ }^{\text {d }}$ |
| :---: | :---: | :---: | :---: | :---: |
| 245 | F5 | 11110101 | 1 | Caph ： |
| 246 | F6 | 11110110 | ᄂ | （6）PFH |
| 247 | F7 | 11110111 | $\lrcorner$ | TAPH＞ |
| 248 | F8 | 11111000 | $\perp$ | CRPM $<$ |
| 249 | F9 | 11111001 | $\checkmark$ |  |
| 250 | FA | 11111010 | $+$ | GRPH K |
| 251 | FB | 11111011 | $\square$ | CH\％H |
| 252 | FC | 11111100 | 4 | GRPH T |
| 253 | FD | 11111101 | $\checkmark$ | 酸 H |
| 254 | FE | 11111110 |  | CRPH Y |
| 255 | FF | 11111111 | \％ | 滑陑 C |

## APPENDIX C

 LSI DESCRIPTIONThis appendix contains an explanation of the following LSI description.

- MSM80C85ARS (CPU)
- MSM81C55RS (PIO)
- MC14412 (MODEM)
- IM6402 (UART)
- $\mu$ PD1990AC (TIMER)
- TC5518BF-25 (RAM)
- LH-535618 (ROM)


## (1) MSM80C85ARS (CPU)

1 chip, 8 bit C-MOS Microprocessor.
The MSM80C85ARS ( 80 C 85 ) is an 8 -bit parallel Central Processing Unit (CPU). It's instruction set is a full compatible with the 8080A microprocessor.


Fig. C-1 80C85 Functional Block Diagram


Fig. C-2 80C85 Pin Layout

## (a) $80 C 85$ FUNCTIONAL PIN DESCRIPTION

Symbol
$A_{8}-A_{15}$ (Output, 3-state)
$A D_{0-7}$
(Input/Output, 3-state)

ALE
(Output)
$\mathrm{S}_{0}, \mathrm{~S}_{1}$, and $\mathrm{IO} / \bar{M}$
(Output)
$\overline{\mathrm{RD}}$
(Output, 3-state)
$\overline{W R}$
(Output, 3-state)

## Function

Address BUS: The most significant 8 bits of the memory address or the 8 bits of the I/O address, 3 -stated during Hold and Halt modes and during RESET.

Multiplexed Address/Data Bus: Lower 8 bits of the memory address (or I/O address) appear on the bus during the first clock cycle (T state) of a machine cycle. It then becomes the data bus during the second and third clock cycles.

Address Latch Enable: It occurs during the first clock state of a machine cycle and enables the address to get latched into the on-chip latch of peripherals. The falling edge of ALE is set to guarantee setup and hold times for the address information. The falling edge of ALE can also be used to strobe the status information. ALE is never 3-stated.

Machine cycle status:

| $10 / \bar{M}$ | $\mathrm{~S}_{1}$ | $\mathrm{~S}_{0}$ | Status |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 1 | Memory write |
| 0 | 1 | 0 | Memory read |
| 1 | 0 | 1 | I/O write |
| 1 | 1 | 0 | I/O read |
| 0 | 1 | 1 | Opcode fetch |
| 1 | 1 | 1 | Interrupt Acknowledge |
| $*$ | 0 | 0 | Halt |
| ${ }^{*}$ | X | X | Hold |
| ${ }^{*}$ | X | X | Reset |

* $=3$-state (high impedance)

X = unspecified
$S_{1}$ can be used as an advanced $R / \bar{W}$ status. $10 / \bar{M}, S_{0}$ and $S_{1}$ become valid at the beginning of a machine cycle and remain stable throughout the cycle. The falling edge of ALE may be used to latch the state of these lines.

READ control: A low level on $\overline{\mathrm{RD}}$ indicates the selected memory or I/O device is to be read and that the Data Bus is available for the data transfer, 3 -stated during Hold and Halt modes and during RESET.

WRITE control: A low level on $\overline{W R}$ indicates the data on the Data Bus is to be written into the selected memory or I/O location. Data is set up at the trailing edge of $\bar{W} \bar{R}$. 3 -stated during Hold and Halt modes and during RESET.

RST 5.5
RST 6.5
RST 7.5
(Inputs)

TRAP
(Input)

RESET IN (Input)

If READY is high during a read or write cycle, it indicates that the memory or peripheral is ready to send or receive data. If READY is low, the CPU will wait and integral number of clock cycles for READY to go high before completing the read or write cycle.

HOLD indicates that another master is requesting the use of the address and data buses. The CPU, upon receiving the hold request, will relinguish the use of the bus at the completion of the current bus transfer (internal processing can continue). The processor can regain the bus only after the HOLD is removed. When the HOLD is acknowledged, the Address, Data, $\overline{R D}, \overline{W R}$, and $I O / \bar{M}$ lines are 3-stated.

HOLD ACKNOWLEDGE: Indicates that the CPU has received the HOLD request and that it will relinquish the bus in the next clock cycle. HLDA goes low after the Hold request is removed. The CPU takes the bus one half clock cycle after HLDA goes low.

INTERRUPT REQUEST: is used as a general purpose interrupt. It is sampled only during the next to the last clock cycle of an instruction and during Hold and Halt states. If it is active, the Program Counter (PC) will be inhibited from incrementing and an INTA will be issued. During this cycle a RESTART or CALL instruction can be inserted to jump to the interrupt service routine. The INTR is enabled and disabled by software. It is disabled by Reset and immediately after an interrupt is accepted.

INTERRUPT ACKNOWLEDGE: is used instead of (and has the same timing as) $\overline{\mathrm{RD}}$ during the Instruction cycle after an INTR is accepted.

RESTART INTERRUPTS: These three inputs have the same timing as INTR except they cause an internal RESTART to be automatically inserted. The priority of these interrupts is ordered as shown in Table 1.
These interrupts have a higher priority than INTR. In addition, they may be individually masked out using the SIM instruction.

TRAP interrupt is a nonmaskable RESTART interrupt. It is recognized at the same time as INTR or RST $5.5-7.5$. It is unaffected by any mask or Interrupt Enable. It has the highest priority of any interrupt. (See Table C-1.)

Sets the Program Counter to zero and resets the Interrupt Enable and HLDA flip-flops. The data and address buses and the control lines are 3 -stated during RESET and because of the asynchronous nature of RESET, the processor's internal registers and flags may be altered by RESET with unpredictable results. $\overline{R E S E T} \overline{I N}$ is a Schmitt-triggered input, allowing connection to an R-C network for power-on RESET delay. The CPU is held in the reset condition as long as RESET IN is applied.

| RESET OUT | Indicates CPU is being reset. Can be used as a system reset. The signal is <br> synchronized to the processor clock and lasts an integral number of clock <br> periods. |
| :--- | :--- |
| $X_{1}, X_{2}$ <br> (Input) | $X_{1}$ and $X_{2}$ are connected to a crystal, LC, or RC network to drive the <br> internal clock generator. $X_{1}$ can also be an external clock input from a <br> logic gate. The input frequency is divided by 2 to give the processor's <br> internal operating frequency. |
| CLK | Clock Output for use as a system clock. The period of CLK is twice the <br> (Output) |
| $X_{1}, X_{2}$ input period. |  |
| SID | Serial input data line. The data on this line is loaded into accumulator <br> bit 7 whenever a RIM instruction is executed. |
| SOD | Serial output data line. The output SOD is set or reset as specified by the <br> (Output) |
| SIM instruction. |  |


| Name | Priority | Address 8ranched to (1) <br> when Interrupt Occurs | Type Trigger |
| :---: | :---: | :---: | :--- |
| TRAP | 1 | 24 H | Rising edge AND high level until sampled. |
| RST7.5 | 2 | 3 CH | Rising edge (latched). |
| RST6.5 | 3 | 34 H | High level until sampled. |
| RST5.5 | 4 | 2 CH | High level until sampled. |
| INTR | 5 | See Note (2) | High level until sampled. |

Table C-1 80C85 Interrupt Priority, Restart Address and Sensitivity
Notes: (1) The processor pushes the PC on the stack before branching to the indicated address.
(2) The address branched to depends on the instruction provided to the CPU when the interrupt is acknowledged.
(b) 80C85 FUNCTIONAL DESCRIPTION

The 80C85 has twelve addressable 8 -bit registers. Four of them can function only as two 16 -bit register pairs. Six others can be used interchangeably as 8 -bit registers or as 16 -bit register pairs. The 80 C 85 register set is as follows:

Mnemonic
ACC or A
PC
BC, DE, HL
SP
Flags or F

Register
Accumulator
Program Counter
General-Purpose
Registers: data pointer (HL)
Stack Pointer
Flag Register

## Contents

8 bits
16-bit address
8 bits $\times 6$ or 16 bits $\times 3$
16-bit address
5 flags (8-bit space)

The 80C85 uses a multiplexed Data Bus. The address is split between the higher 8 -bit Address Bus and the lower 8-bit Address/Data Bus. During the first T state (clock cycle) of a machine cycle the low order address is sent out on the Address/Data bus. These lower 8 bits may be latched externally by the Address Latch Enable signal (ALE). During the rest of the machine cycle the data bus is used for memory or I/O data.
The 80 C 85 provides $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}, \mathrm{S}_{0}, \mathrm{~S}_{1}$, and $10 / \bar{M}$ signals for bus control. An interrupt Acknowledge signal (INTA) is also provided. HOLD, READY, and all interrupts are synchronized with the processor's internal clock. The 80C85 also provides Serial Input Data (SID) and Serial Output Data (SOD) lines for simple serial interface.
In addition to these features, the 80 C 85 has three maskable, vector interrupt pins and one nonmaskable TRAP interrupt.
(c) 80C85 INTERRUPT AND SERIAL I/O

The 80 C 85 has 5 interrupt inputs: INTR, RST5.5, RST6.5, RST7.5, and TRAP. INTR is identical in function to the 8080A INT. Each of the three RESTART inputs, $5.5,6.5$, and 7.5 , has a programmable mask. TRAP is also a RESTART interrupt but it is nonmaskable.
The three maskable interrupts cause the internal execution of RESTART (saving the program counter in the stack and branching to the RESTART address) if the interrupts are enabled and if the interrupt mask is not set. The nonmaskable TRAP causes the internal execution of a RESTART vector independent of the state of the interrupt enable or masks. (See Table C-1.)

There are two different types of inputs in the restart interrupts. RST5.5 and RST6.5 are high leve/sensitive like INTR (and INT on the 8080) and are recognized with the same timing as INTR. RST7.5 is rising edge-sensitive.
For RST7.5, only a pulse is required to set an internal flip-flop which generates the internal interrupt request. The RST7.5 request flip-flop remains set until the request is serviced.
Then it is reset automatically. This flip-flop may also be reset by using the SIM instruction or by issuing a $\overline{R E S E T}$ IN to the 80C85. The RST-7.5 internal flip-flop will be set by a pulse on the RST 7.5 pin even when the RST7.5 interrupt is masked out.
The status of the three RST interrupt masks can only be affected by the SIM instruction and $\overline{\text { RESET }}$ $\overline{\mathrm{IN}}$.
The interrupts are arranged in a fixed priority that determines which interrupt is to be recognized if more than one is pending as follows: TRAP - highest priority, RST 7.5, RST6.5, RST 5.5, INTR lowest priority. This priority scheme does not take into account the priority of a routine that was started by a higher prority interrupt. RST 5.5 can interrupt an RST 7.5 routine if the interrupts are re-enabled before the end of the RST7.5 routine.
The TRAP interrupt is useful for catastrophic events such as power failure or bus error. The TRAP input is recognized just as any other interrupt but has the highest priority. It is not affected by any flag or mask. The TRAP input is both edge and level sensitive. The TRAP input must go high and remain high until it is acknowledged. It will not be recognized again until it goes low, then high again. This avoids any false triggering due to noise or logic glitches. Fig. C-3 illustrates the TRAP interrupt request circuitry within the 80 C 85 . Note that the servicing of any interrupt (TRAP, RST7.5, RST6.5, RST5.5, INTR) disables all future interrupts (except TRAPs) until an El instruction is executed.


Fig. C-3 80C85 TRAP and RESET in Circuit
The TRAP interrupt is special in that it disables interrupts, but preserves the previous interrupt enable status. Performing the first RIM instruction following a TRAP interrupt allows you to determine whether interrupts were enabled or disable prior to the TRAP. All subsequent RIM instructions provide current interrupt enable status. Performing a RIM instruction following INTR, or RST5.5-7.5 will provide current interrupt Enable status, revealing that Interrupts are disabled.
The serial I/O system is also controlled by the RIM and SIM instructions. SID is ready by RIM, and SIM sets the SOD data.

## (e) BASIC SYSTEM TIMING

The $80 C 85$ has a multiplexed Data Bus. ALE is used as a strobe to sample the lower 8 -bits of address on the Data Bus. Fig. C-4 shows an instruction fetch, memory read and I/O write cycle (as would occur during processing of the OUT instruction). Note that during the I/O write and read cycle that the I/O port address is copied on both the upper and lower half of the address.
There are seven possible types of machine cycles. Which of these seven takes place is defined by the status of the three status lines ( $10 / \bar{M}, S_{1}, S_{0}$ ) and the three control signals ( $\overline{R D}, \overline{W R}$, and $\left.\overline{\operatorname{NTA}}\right)$. (See Table C-2.) The status lines can be used as advanced controls (for device selection, for example), since they become active at the $T_{1}$ state, at the outset of each machine cycle. Control lines $\overline{R D}$ and $\overline{W R}$ become active later, at the time when the transfer of data is to taken place, so are used as command lines.
A machine cycle normally consists of three T states, with the exception of OPCODE FETCH, which normally has either four or six $T$ states (unless WAIT or HOLD states are forced by the receipt of READY or HOLD inputs). Any T state must be one of ten possible states, shown in Table C-3.

| MACHINE CYCLE |  |  | STATUS |  |  | CONTROL |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 10/M | $\mathrm{S}_{1}$ | $\mathrm{S}_{0}$ | $\overline{\mathrm{RD}}$ | WR | INTA |
| OPCODE FETCH | (OF) |  | 0 | 1 | 1 | 0 | 1 | 1 |
| MEMORY READ | (MR) |  | 0 | 1 | 0 | 0 | 1 | 1 |
| MEMORY WRITE | (MW) |  | 0 | 0 | 1 | 1 | 0 | 1 |
| I/O READ | (IOR) |  | 1 | 1 | 0 | 0 | 1 | 1 |
| I/O WRITE | (IOW) |  | 1 | 0 | 1 | 1 | 0 | 1 |
| ACKNOWLEDGE of INTR | (INA) |  | 1 | 1 | 1 | 1 | 1 | 0 |
| BUS IDLE | (BI): | DAD | 0 | 1 | 0 | 1 | 1 | 1 |
|  |  | ACK, of RST, TRAP | 1 | 1 | 1 | 1 | 1 | 1 |
|  |  | HALT | TS | 0 | 0 | TS | TS | 1 |

Table C-2 80 C 85 Machine Cycle Chart

| Machine Strate | Status \& Buses |  |  |  | Control |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $S_{1}, S_{0}$ | $10 / \bar{M}$ | $A_{8}-A_{15}$ | $A D_{0}-A D_{7}$ | $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ | $\overline{\text { INTA }}$ | ALE |
| T | X | X | X | X | 1 | 1 | $1 *$ |
| T ${ }_{2}$ | X | X | X | X | X | X | 0 |
| Twalt | X | X | X | X | X | X | 0 |
| $\mathrm{T}_{3}$ | X | X | X | X | X | X | 0 |
| $\mathrm{T}_{4}$ | 1 | $0{ }^{\dagger}$ | X | TS | 1 | 1 | 0 |
| Ts | 1 | $0{ }^{\dagger}$ | X | TS | 1 | 1 | 0 |
| T6 | 1 | ot | X | TS | 1 | 1 | 0 |
| Treset | X | TS | TS | TS | TS | 1 | 0 |
| Thalt | 0 | TS | TS | TS | TS | 1 | 0 |
| THOLD | X | TS | TS | TS | TS | 1 | 0 |

* ALE not generated during 2nd and 3rd machine cycles of DAD instruction.
$\dagger \mathrm{IO} / \mathrm{M}=1$ during $\mathrm{T}_{4}-$ $\mathrm{T}_{6}$ of INA machine cycle.

Table C-3 80 C85 Machine State Chart

$$
\begin{array}{ll}
0=\text { Logic "0" } & \text { TS }=\text { High Impedance } \\
1=\text { Logic "1" } & X=\text { Unspecified }
\end{array}
$$



Fig. C-4 80C85 Basic System Timing


Table C-4 80 C85 Absolute Maximum Ratings
(e) $80 C 85$ WAVEFORM


Fig. C-5 80C85 Clock Timing Waveform

## Read Operation



Write Operation


Read operation with Walt Cycle (Typical) - same READY timing applies to WRITE operation

Fig. C-6 80C85 BUS Timing


Fig. C-7 80C85 Hold Timing


Fig. C-8 80C85 Interrupt and Hoid Timing
(2) MSM81C55RS (PIO)

C-MOS, 2048-bit STATIC RAM with I/O PORTS and TIMER
The I/O portion consists of three general purpose I/O ports. One of the three ports can be programmed to be status pins, allowing the other two ports to operate in handshake mode.
A 14-bit programmable counter/timer is also included on the chip to provide either a square wave or terminal count pulse for the CPU system, depending on the timer mode.
The 81C55 RAM is not used in the MODEL 100. A timer/counter is used as the clock generator necessary for communication and to generate the melody.


Fig. C-9 81C55 Pin Configuration and Block Diagram
(a) 81C55 PIN FUNCTIONS

Symbol Function

RESET
(Input)
$A D_{0-7}$
(Input)

## $\overline{C E}$

(Input)

Pulse provided by the $80 \mathrm{C85}$ to initialize the system (connect to $80 \mathrm{C85}$ RESET OUT). Input high on this line resets the chip and initializes the three I/O ports to input mode. The width of RESET pulse should typically be two 80C85 clock cycle times.

3-state Address/Data lines that interface with the CPU lower 8-bit Address/ Data Bus. The 8 -bit address is latched into the address latch inside the 81 C55 on the falling edge of ALE. The address can be either for the memory section or the I/O section depending on the IO/M input. The 8 -bit data is either written into the chip or read from the chip, depending on the $\overline{W R}$ or $\overline{R D}$ input signal.

Chip Enable:
$\overline{\mathrm{CE}}$ is ACTIVE LOW.

| Symbol | Function |
| :---: | :---: |
| $\overline{\mathrm{RD}}$ <br> (Input) | Read control: Input low on this line with the Chip Enable active enables and $A D_{0-7}$ buffers. If $I O / \bar{M}$ pin is low, the RAM content will be read out to the AD bus. Otherwise the content of the selected I/O port or command/ status registers will be read to the AD bus. |
| $\overline{W R}$ <br> (Input) | Write control: Input low on this line with the Chip Enable active causes the data on the Address/Data bus to be written to the RAM or I/O ports and command/status register depending on $10 / \bar{M}$. |
| ALE | Address Latch Enable: This control signal latches both the address on the $A D_{0 \rightarrow 7}$ lines and the state of the Chip Enable and $I O / \bar{M}$ into the chip at the falling edge of ALE. |
| $10 / \mathrm{M}$ (Input) | Selects memory if low and I/O and command/status registers if high. |
| $\mathrm{PA}_{0-7}$ (B) (Input/Output) | These 8 pins are general purpose $\mathrm{I} / \mathrm{O}$ pins. The in/out direction is selected by programming the command register. |
| $\mathrm{PB}_{0-7}$ (8) | These 8 pins are general purpose $\mathrm{I} / \mathrm{O}$ pins. The in/out direction is selected by programming the command register. |
| $\begin{aligned} & \mathrm{PC}_{0-5} \text { (6) } \\ & \text { (Input/Output) } \end{aligned}$ | These 6 pins can function as either input port, output port, or as control signals for PA and PB. Programming is done through the command register. When $\mathrm{PC}_{0-5}$ are used as control signals, they will provide the following: <br> $\mathrm{PC}_{0}$ - A INTR (Port A Interrupt) <br> $P_{C_{1}}-A B F$ (Port A Buffer Full) <br> $\mathrm{PC}_{2}-\overline{\mathrm{A} S T B}$ (Port A Strobe) <br> $\mathrm{PC}_{3}-\mathrm{B}$ INTR (Port B Interrupt) <br> $\mathrm{PC}_{4}-\overline{\mathrm{BBF}}$ (Port B Buffer Full) <br> $\mathrm{PC}_{5}-\mathrm{B} \mathrm{STB}$ (Port B Strobe) |
| TIME IN (Input) | Input to the counter-timer. |
| TIMER OUT (Output) | Timer output. This output can be either a square wave or a pulse depending on the timer mode. |
| Vcc | +5 volt supply. |
| GND | Ground Reference. |

(b) 81C55 WAVEFORM
a. Read Cycle

b. Write Cycle


Fig. C-10 81C55 Read/Write Timing Diagrams
a. Strobed Input Mode

b. Strobed Output Mode


Fig. C-11 81C55 Strobed 1/O Timing
a. Basic Input Mode

b. Basic Output Mode


Fig. C-12 81C55 Basic I/O Timing


NOTE 1. The timer output is periodic if in an automatic reload mode (M1 MODE BIT = 1)

Fig. C. 13 81C55 Timer Output Waveform Countdown from 5 to 1

## (3) IM6402 (UART)

The IM6402 is a CMOS/LSI subsystem for interfacing computers or microprocessors to an asynchronous serial data channel. The receiver converts serial start, data, parity and stop bits to parallel data verifying proper code transmission, parity, and stop bits. The transmitter converts parallel data into serial form and automatically adds start, parity, and stop bits. The data word length can be 5, 6, 7 or 8 bits. Parity may be odd or even. Parity checking and generation can be inhibited. The stop bits many be one or two or one and one-half when transmitting 5 bit code.
The IM6402 can be used in a wide range of applications including modems, printers, peripherals and remote data aquisition systems. CMOS/LSI technology permits operation clock frequencies up to 2.0 MHz ( 125 K Baud) an improvement of 10 to 1 over previous PMOS UART designs. Power requirements, by comparison, are reduced from 300 mW to 10 mW . Status logic increases flexibility and simplifies the user interface.


* Shown in Table C-5

Fig. C. 14 IM6402 Pin Layout

| CONTROL WORO |  |  |  |  | OATA BITS | PARITY EIT | STOP SIT(S) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLS2 | CLS 1 | PI | EPE | SBS |  |  |  |
| L | L | L | L | L | 5 | ODD | 1 |
| $L$ | L | L | L | H | 5 | ODD | 1.5 |
| $L$ | L | L | H | L | 5 | EVEN | 1 |
| L | L | L | H | H | 5 | EVEN | 15 |
| L | L | H | X | L | 5 | DISABLED | 1 |
| L | L | H | X | H | 5 | DISABLED | 1.5 |
| L | H | L | L | L | 6 | ODD | 1 |
| L | H | L | L | H | B | ODD | 2 |
| L | H | L | H | L | 6 | EVEN | 1 |
| L | H | L | H | H | 6 | EVEN | 2 |
| L | H | H | X | L | 6 | DISABLED | 1 |
| 1 | H | H | X | H | 6 | DISAELED | 2 |
| H | L | L | L | 1 | 7 | ODD | 1 |
| H | $L$ | L | L | H | 7 | ODD | 2 |
| H | 1. | $L$ | H | L | 7 | EVEN | 1 |
| H | $L$ | $L$ | H | H | 7 | EVEN | 2 |
| H | L | H | $x$ | L | 7 | DISABLED | 1 |
| H | L | H | X | H | 7 | DISABLED | 2 |
| H | H | L | $L$ | L | B | ODD | 1 |
| H | H | L | L | H | B | ODD | 2 |
| H | H | L | H | L | 8 | EVEN | 1 |
| H | H | 1 | H | H | 8 | EVEN | 2 |
| H | H | H | $x$ | L | 8 | DISABLED | 1 |
| H | H | H | $\times$ | H | B | DISABLED | 2 |

$x=$ Don't Care

Table C-5 IM6402 Control Word Format


Fig. C-15 IM6402 Functional Block Diagram

IM6402 Pin Functions

| Symbol | Description |
| :--- | :--- |
| Vcc | Positive Voltage Supply |
| NC | No Connection |
| GND | Ground |
| RRD | A high level on RECEIVER REGISTER DISABLE forces the receiver <br> holding outputs RBR1-RBRB to a high impedance state. |
| RBR8 | The contents of the RECEIVER BUFFER REGISTER appear on these <br> three-state outputs. Word formats less than B characters are right justified <br> to RBR1. |
| RBR7 | See Pin 5-RBR8 |
| RBR6 | See Pin 5-RBR8 |
| RBR5 | See Pin 5-RBR8 |
| RBR4 | See Pin 5-RBRB |
| RBR3 | See Pin 5-RBRB |


| Symbol | Function |
| :--- | :--- |
| RBR2 | See Pin 5-RBR8 |
| RBR1 | See Pin 5-RBR8 <br> A high level on PARITY ERROR indicates received parity does not match <br> parity programmed by control bits. When parity is inhibited this output <br> is low. |
| PE | A high level on FRAMING ERROR indicates the first stop bit was invalid. |
| OE | A high level on OVERRUN ERROR indicates the data received flag was <br> not cleared before the last character was transferred to the received buffer <br> register. |
| A high level on STATUS FLAGS DISABLE forces the outputs PE, FE, |  |
| OE, DR, TBRE to a high impedance state. |  |


| Symbol | Function |
| :---: | :---: |
| TRO | Character data, start data and stop bits appear serially at the TRANSMITTER REGISTER OUTPUT. |
| TBR1 | Character data is loaded into the TRANSMITTER BUFFER REGISTER via inputs TBR1-TBRB. For character formats less than $B$ bits the TBR8, 7 and 6 inputs are ignored corresponding to the programmed word length. |
| TBR2 | See Pin 26-TBR1 |
| TBR3 | See Pin 26-TBR1 |
| TBR4 | See Pin 26-TBR1 |
| TBR5 | See Pin 26-TBR1 |
| TBR6 | See Pin 26-TBR1 |
| TBR7 | See Pin 26-TBR1 |
| TBR8 | See Pin 26-TBR1 |
| CRL | A high level on CONTROL REGISTER LOAD loads the control register. |
| PI | A high level on PARITY INHIBIT inhibits parity generation. Parity checking and forces PE output low. |
| SBS | A high level on STOP BIT SELECT selects 1.5 stop bits for 5 character format and 2 stop bits for other lengths. |
| CLS2 | These inputs program the CHARACTER LENGTH SELECTED (CLS1 low CLS2 low 5 bits) (CLS1 high CLS2 low 6 bits) (CLS1 low CLS2 high 7 bits) (CLS1 high CLS2 high B bits). |
| CLS1 | See Pin 37-CLS2. |
| EPE | When P 1 is low, a high level on EVEN PARITY ENABLE generates and checks even parity. A low level selects odd parity. |
| TRC | The TRANSMITTER REGISTER CLOCK is 16 X the transmit data rate. |

## (4) $\mu$ PD1990AC (TIMER)

The $\mu$ PD1990AC is a C-MOS integrated circuit with a clock function which has been designed for connection to a microcomputer.
This IC independently measures the month, date, day of the week, hour, minute and second, and will output and input these time data freely upon command from the microprocessor. By employing this IC, the microprocessor is free from performing clock functions and can be devoted exclusively to other complex operations.
The $\mu$ PD1990AC employes the oscillation of a 32.768 kHz crystal as a reference. All functions are enclosed in a 14 -pin dual in-line package.
(a) Features

- Marks time (hours, minutes \& seconds) and calendar (months, date and day of the week).
- Serial inputting and outputting of data. (Input \& output code: All digits are binary coded decimals, except the month, which is a hexadecimal code.)
- The reference frequency is 32.768 kHz , which is generated by a crystal oscillator circuit.
- Provided with timing pulse outputs. (Selection of $64 \mathrm{~Hz}, 256 \mathrm{~Hz}$ or 2048 Hz is possible.)
- By using the CS (chip selection) terminal, multi-chip applications are possible.
(b) Function specifications
- Reference frequency (Xtal osc.)
32.768 kHz
- Data

Hours, minutes, seconds, months, data and days of the week ("hours" by 24 hour system) (automatic adjustment of long and short months)

- Data input-output and clock

Serial input, serial output
Data input and output in synchronization with the clock input from CLK.

- Time pulse output

Either $64 \mathrm{~Hz}, 256 \mathrm{~Hz}$ or 2048 Hz can be selected by command.

- Mode selection

Selected according to input to $\mathrm{C}_{0}-\mathrm{C}_{2}$.
$\mathrm{C}_{2}=0$ Register control (control of data input-output)
$\mathrm{C}_{2}=1 \mathrm{TP}$ control (control of time pulses) \& test control (control of test mode).
Commands are latched by the STB (strobe) input

- Chip select

CLK and STB inputs prohibited by CS input

- Prohibition of data output

DATA OUT terminal will become high impedance when the OUT ENABL is input. Has no relation with other actions.
(c) Terminals

- Input terminals

| DATA IN | Data input of 40 -bit shift register |
| :--- | :--- |
| CLK | Shift clock input of 40 -bit shift register |
| $\mathrm{C}_{0}-\mathrm{C}_{2}$ | Command input (3 bit) |
| STB | Strobe input |

CS
OUT ENBL

- Output terminals DATA OUT TP
- Oscillation terminals XTAL 1 XTAL 2

Chip select input (Prohibits CLS \& STB) Output control input
(Makes the DATA OUT high impedance by inputting low level)

Data output of 40 -bit shift register
Time pulse output
Oscillation inverter input (OSC IN)
Oscillation inverter output (OSC OUT)

- Power supply terminals VDD GND (Vss)

Plus power supply
Common line


Fig. C-16 $\mu$ PD 1990AC Pin Layout
(d) Block Diagram


Fig. C-17 $\mu$ PD1990AC Block Diagram
(e) Command Input Timing Diagram


Fig. C-18 $\mu$ PD1990AC Command Input Timing Diagram

Commands designated by $\mathrm{C}_{0}, \mathrm{C}_{1}$ and $\mathrm{C}_{2}$ will be written into the latch when the STB terminal becomes high level, and will be held until a different command of the same group is written-in.


Fig. C-19 $\mu$ PD1990AC Data Input/Output Timing Diagram

## (5) MC14412 (MODEM)

Fig. C-22 shows the MODEM in a system application. The data to be transmitted is presented in serial format to the modulator for conversion to FSK signals for transmission over the telephone network. The modulator output is buffered/amplified before dividing the 600 ohm telephone line.
The FSK signal from the remote MODEM is received via the telephone line and filtered to remove extraneous signals such as the local Transmit Carrier. This filtering can be either a bandpass which passes only the desired band of frequencies or a notch which rejects the known interfering signal. The desired signal is then limited to preserve the axis crossings and fed to the demodulator where the data is recovered from the received FSK carrier.

## Pin Functions

Symbol
TYPE

Tx Data

Tx Car

## Function

The Type input selects either the U.S. or C.C.I.T.T. operational frequencies for both transmitting and receiving data. When the Type input = " 1 ", the U.S. standard is selected and when the Type input = " 0 ", the C.C.I.T.T. standard is selected.

Transmit Data is the binary information input. Data entered for transmission is modulated using FSK techniques. When operating the U.S. standard (TYPE = "1") a logic " 1 " input level represents a Mark or when operating in the C.C.I.T.T. standard (TYPE $=$ " 0 ") a logic " 1 " input level represents a Mark.

The Transmit Carrier is a digital-synthesized sine wave derived from a 1.0 MHz oscillator reference. The frequency characteristics are as follows:

United States Standard Transmit Frequency

TYPE = "1"
$\mathrm{ECHO}={ }^{\prime} \mathrm{O}^{\prime \prime}$

| Mode | Tx Data | Tx Car |
| :---: | :---: | :---: |
| Originate " 1 " | Mark " 1 " | 1270 Hz |
| Originate "1" | Space ' 0 "' | 1070 Hz |
| Answer " 0 "' | Mark ' 1 " | 2225 Hz |
| Answer " 0 " | Space ' 0 ' | 2025 Hz |

Transmit Frequency

$$
\begin{aligned}
& \text { TYPE }={ }^{\prime \prime} 0^{\prime \prime} \\
& \text { ECHO }={ }^{\prime \prime} 0^{\prime \prime}
\end{aligned}
$$

| Symbol | Function |
| :---: | :---: |
| Tx Enable | The transmit carrier output is enabled when the $\mathrm{T} \times$ Enable input $=$ " 1 ". No output tone can be transmitted when $\mathrm{T} x$ enable $=$ " 0 ". |
| MODE | The Mode input selects the pair of transmitting and receive frequencies used during modulation and demodulation. <br> When mode $=$ " 1 ", the U.S. originate mode is selected (Type input $=" 1$ ") or the C.C.I.T.T. channel No. 1 (Type $=$ " 0 "). <br> When Mode $=$ " 0 ", the U.S. answer mode is selected (Type $=$ " 1 ") or the C.C.I.T.T. channel No. 2 (type input = " 0 "). |
| ECHO | When the Echo input $=" 1$ " $($ Type $=" 0 "$, Mode $=" 0 "$, Tx Data $=" 1$ ") the demodulator will transmit a 2100 Hz tone for the disabling line echo suppressors. During normal data transmission, this input should be low $=$ " 0 " . |
| R× Data | The Receive Data output is the digital data resulting from demodulating the Receive Carrier. |
| R $\times$ Car | The Receive Carrier is the FSK input to the demodulator. This input must have either CMOS or TTL compatible logic level input (see TTL pull up disable) at a duty cycle of $50 \% \pm 4 \%$, that is a square wave resulting from a signal limiter. |
| Rx Rate | The demodulator has been optimized for signal to noise performance at 200, 300, and 600 bps. The Receive Carrier must change frequency for more than half of the selected data rate period before the Receive Data output will change. |
|  | Data Rate Rx rate Type |
|  | $0-200 \mathrm{bps}$ " 1 " '0" |
|  | $0-300 \mathrm{bps}$ " 1 " "1" |
|  | $0-600 \mathrm{bps}$ " 0 " " 1 " |
| SELF TEST | When a high level ( $S T=$ " 1 ") is placed on this input, the demodulator is switched to the modulator frequency. |
| Reset | This input is provided to decrease the test time of the chip. In normal operation, this input may be used to disable the demodulator (Reset = " 1 ") - otherwise it should be tied low $=$ " 0 ". |
| Osc in, Osc out | A 1.0 MHz crystal is required to utilize the on chip oscillator. A 1.0 MHz square wave clock can also be applied to the Osc in input to satisfy the clock requirement. When utilizing the 1.0 MHz crystal, external parastic capacitance, including crystal shunt capacitance, must be $<9 \mathrm{pF}$ at the crystal input. |

To improve TTL interface compatibility, all of the inputs to the MODEM have controllable P-channel devices which act as pull-up registors when TTLD input is low (" 0 "). When the input is taken high (" 1 ") the pull up is disabled, thus reducing power dissipation when interfacing with CMOS.


Fig. C-20 MC14412 System Block Diagram


Fig. C-21 MC14412 Pin Layout


Fig. C-22 MC14412 Application Diagram


Fig. C-23 MC14412 Input Output Signals

## (6) TC5518BF-25 (RAM)

The TC5518BF-25 is a 16384 -bit high speed and low power fully static Random Access Memory organized as 2048 words by 8 bits. This IC has two chip enable inputs, $\overline{\mathrm{CE}}_{1}$ and $\overline{\mathrm{CE}}_{2}$, which are used for device selection and can be used in order to achieve the minimum standby current mode easily for battery back up.


Fig. C-24 TC55188F-25 Pin Layout

| Pin Name | Description |
| :--- | :--- |
| $A_{0} \sim A_{10}$ | Address Inputs |
| $R / W$ | Read/Write Control Input |
| $\mathrm{CE}_{1}, \mathrm{CE}_{2}$ | Chip Enable Inputs |
| $\mathrm{I} / \mathrm{O}_{1} \sim \mathrm{I} / \mathrm{O}_{8}$ | Data Input/Output |
| GND | Ground |

Tabla C-6 TC55188F-25 Pin Assignment


Fig. C-25 TC5518BF-25 Block Diagram


Fig. C-26 TC55188F-25 Read Timing Diagram

Write Cycle 1.


Write Cycle 2.


Fig. C-27 TC5518BF-25 Write Timing Diagram

## (7) LH-535618 (ROM)

The LH-535618 is a static mask Read Only Memory organized as 32768 words by 8 bits, fabricated with a silicon-gate CMOS process.


Fig. C. 28 LH-535618 Pin Layout

| Pin Name | Description |
| :--- | :--- |
| $A_{0} \sim A_{14}$ | Address Inputs |
| $C S$ | Chip Select Input |
| $C E$ | Chip Enable Input |
| $O E$ | Output Enable Input |
| $D_{0} \sim D_{7}$ | Data Outputs |
| $V_{c c}$ | Power Supply |

Table C-7 LH-535618 Pin Assignment


Fig. C-29 LH. 535618 Block Diagram


Fig. C-30 LH-535618 Timing Diagram

