


# AMD64 Architecture Programmer's Manual Volume 3: General-Purpose and System Instructions

Publication No.	Revision	Date
24594	3.21	October 2013



#### © 2013 Advanced Micro Devices Inc. All rights reserved.

The information contained herein is for informational purposes only, and is subject to change without notice. While every precaution has been taken in the preparation of this document, it may contain technical inaccuracies, omissions and typographical errors, and AMD is under no obligation to update or otherwise correct this information. Advanced Micro Devices, Inc. makes no representations or warranties with respect to the accuracy or completeness of the contents of this document, and assumes no liability of any kind, including the implied warranties of noninfringement, merchantability or fitness for particular purposes, with respect to the operation or use of AMD hardware, software or other products described herein. No license, including implied or arising by estoppel, to any intellectual property rights is granted by this document. Terms and limitations applicable to the purchase or use of AMD's products are as set forth in a signed agreement between the parties or in AMD's Standard Terms and Conditions of Sale.

#### Trademarks

AMD, the AMD Arrow logo, and combinations thereof, and 3DNow! are trademarks of Advanced Micro Devices, Inc.

MMX is a trademark and Pentium is a registered trademark of Intel Corporation.

Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

## Contents

Figures.       ix         Tables       xi         Revision History.       xv         Preface.       xix         About This Book       xix         About This Book       xix         Audience       xix         Organization       xix         Conventions and Definitions       xxxi         Related Documents       xxxi         1       Instruction Encoding       1         1.1       Instruction Encoding Overview       1         1.1.1       Encoding Syntax       1         1.2       Instruction Prefixes       5         1.2.1       Summary of Legacy Prefixes       6         1.2.2       Operand-Size Override Prefix       7         1.2.3       Address-Size Override Prefix       9         1.2.4       Segment-Override Prefixes       10         1.2.5       Lock Prefix       11
Revision History.       xv         Preface.       xix         About This Book.       xix         Audience.       xix         Organization       xix         Conventions and Definitions       xx         Related Documents       xxxi         1       Instruction Encoding.       1         1.1       Instruction Encoding Overview.       1         1.1.1       Encoding Syntax.       1         1.1.2       Representation in Memory.       4         1.2       Instruction Prefixes       5         1.2.1       Summary of Legacy Prefixes       6         1.2.2       Operand-Size Override Prefix       7         1.2.3       Address-Size Override Prefix       9         1.2.4       Segment-Override Prefixes       10
Revision History.       xv         Preface.       xix         About This Book.       xix         Audience.       xix         Organization       xix         Conventions and Definitions       xx         Related Documents       xxxi         1       Instruction Encoding.       1         1.1       Instruction Encoding Overview.       1         1.1.1       Encoding Syntax.       1         1.1.2       Representation in Memory.       4         1.2       Instruction Prefixes       5         1.2.1       Summary of Legacy Prefixes       6         1.2.2       Operand-Size Override Prefix       7         1.2.3       Address-Size Override Prefix       9         1.2.4       Segment-Override Prefixes       10
Preface.       xix         About This Book.       xix         Audience       xix         Organization       xix         Orgenization       xix         Conventions and Definitions       xx         Related Documents       xxxi         1       Instruction Encoding         1.1       Instruction Encoding Overview.         1.1.1       Encoding Syntax.         1.1.2       Representation in Memory         4       1.2         1.2       Instruction Prefixes         5       1.2.1         Summary of Legacy Prefixes         6       1.2.2         Operand-Size Override Prefix         7       1.2.3         Address-Size Override Prefix         9       1.2.4         Segment-Override Prefixes
About This Book.       xix         Audience       xix         Organization       xix         Conventions and Definitions       xx         Related Documents       xxx <b>1</b> Instruction Encoding         11       Instruction Encoding Overview         1.1       Instruction Encoding Overview         1.1.1       Encoding Syntax         1.1.2       Representation in Memory         1.2       Instruction Prefixes         1.2.1       Summary of Legacy Prefixes         1.2.2       Operand-Size Override Prefix         1.2.3       Address-Size Override Prefix         1.2.4       Segment-Override Prefixes
Audience       xix         Organization       xix         Conventions and Definitions       xx         Related Documents       xxxi         1       Instruction Encoding         1.1       Instruction Encoding Overview         1.1.1       Encoding Syntax         1.1.2       Representation in Memory         1.2       Instruction Prefixes         1.2.1       Summary of Legacy Prefixes         1.2.3       Address-Size Override Prefix         1.2.4       Segment-Override Prefixes
Organization       xix         Conventions and Definitions       xx         Related Documents       xxxi         1       Instruction Encoding         1.1       Instruction Encoding Overview         1.1       Instruction Encoding Overview         1.1.1       Encoding Syntax         1.2       Instruction Prefixes         1.2       Instruction Prefixes         1.2.1       Summary of Legacy Prefixes         1.2.2       Operand-Size Override Prefix         1.2.3       Address-Size Override Prefix         1.2.4       Segment-Override Prefixes
Conventions and Definitions       xxx         Related Documents       xxxii         1       Instruction Encoding       1         1.1       Instruction Encoding Overview       1         1.1       Instruction Encoding Overview       1         1.1.1       Encoding Syntax       1         1.1.2       Representation in Memory       4         1.2       Instruction Prefixes       5         1.2.1       Summary of Legacy Prefixes       6         1.2.2       Operand-Size Override Prefix       7         1.2.3       Address-Size Override Prefix       9         1.2.4       Segment-Override Prefixes       10
Related Documents       xxxi         1       Instruction Encoding       1         1.1       Instruction Encoding Overview       1         1.1       Instruction Encoding Syntax       1         1.1.1       Encoding Syntax       1         1.1.2       Representation in Memory       4         1.2       Instruction Prefixes       5         1.2.1       Summary of Legacy Prefixes       6         1.2.2       Operand-Size Override Prefix       7         1.2.3       Address-Size Override Prefix       9         1.2.4       Segment-Override Prefixes       10
1       Instruction Encoding       1         1.1       Instruction Encoding Overview       1         1.1       Encoding Syntax       1         1.1.2       Representation in Memory       4         1.2       Instruction Prefixes       5         1.2.1       Summary of Legacy Prefixes       6         1.2.2       Operand-Size Override Prefix       7         1.2.3       Address-Size Override Prefix       9         1.2.4       Segment-Override Prefixes       10
1.1       Instruction Encoding Overview.       1         1.1.1       Encoding Syntax.       1         1.1.2       Representation in Memory.       4         1.2       Instruction Prefixes       5         1.2.1       Summary of Legacy Prefixes       6         1.2.2       Operand-Size Override Prefix       7         1.2.3       Address-Size Override Prefix       9         1.2.4       Segment-Override Prefixes.       10
1.1.1 Encoding Syntax.11.1.2 Representation in Memory41.2 Instruction Prefixes51.2.1 Summary of Legacy Prefixes61.2.2 Operand-Size Override Prefix71.2.3 Address-Size Override Prefix91.2.4 Segment-Override Prefixes10
1.1.2 Representation in Memory       4         1.2 Instruction Prefixes       5         1.2.1 Summary of Legacy Prefixes       6         1.2.2 Operand-Size Override Prefix       7         1.2.3 Address-Size Override Prefix       9         1.2.4 Segment-Override Prefixes       10
1.2       Instruction Prefixes       5         1.2.1       Summary of Legacy Prefixes       6         1.2.2       Operand-Size Override Prefix       7         1.2.3       Address-Size Override Prefix       9         1.2.4       Segment-Override Prefixes       10
1.2.1 Summary of Legacy Prefixes61.2.2 Operand-Size Override Prefix71.2.3 Address-Size Override Prefix91.2.4 Segment-Override Prefixes10
1.2.2 Operand-Size Override Prefix71.2.3 Address-Size Override Prefix91.2.4 Segment-Override Prefixes10
1.2.3 Address-Size Override Prefix       9         1.2.4 Segment-Override Prefixes       10
1.2.4 Segment-Override Prefixes
•
1.2.5 Lock Prefix
1.2.6 Repeat Prefixes
1.2.7 REX Prefix
1.2.8 VEX and XOP Prefixes
1.3 Opcode
1.4 ModRM and SIB Bytes
1.4.1 ModRM Byte Format
1.4.2 SIB Byte Format.
1.4.3 Operand Addressing in Legacy 32-bit and Compatibility Modes
1.4.4 Operand Addressing in 64-bit Mode231.5Displacement Bytes24
1.5Displacement Bytes241.6Immediate Bytes24
1.0       Infinediate Bytes       24         1.7       RIP-Relative Addressing       24
1.7 KIF-Kelative Addressing
1.7.2 REX Prefix and RIP-Relative Addressing
1.7.3 Address-Size Prefix and RIP-Relative Addressing
1.8       Encoding Considerations Using REX       26
1.8.1 Byte-Register Addressing
1.8.2 Special Encodings for Registers
1.9       Encoding Using the VEX and XOP Prefixes       29
1.9.1 Three-Byte Escape Sequences
1.9.2 Two-Byte Escape Sequence

2	Instr	ruction Overview	35
	2.1	Instruction Groups	35
	2.2	Reference-Page Format	
	2.3	Summary of Registers and Data Types	38
		2.3.1 General-Purpose Instructions	38
		2.3.2 System Instructions.	41
		2.3.3 SSE Instructions	43
		2.3.4 64-Bit Media Instructions	
		2.3.5 x87 Floating-Point Instructions	
	2.4	Summary of Exceptions.	
	2.5	Notation	
		2.5.1 Mnemonic Syntax	
		2.5.2 Opcode Syntax	
		2.5.3 Pseudocode Definition	
3	Gene	eral-Purpose Instruction Reference	71
		AAA	
		AAD	
		AAM	
		AAS	76
		ADC	77
		ADD	79
		AND	81
		ANDN	83
		BEXTR	
		(register form)	85
		BEXTR	
		(immediate form)	
		BLCFILL	
		BLCI	
		BLCIC	
		BLCMSKBLCS	
		BLCS	
		BLSI	
		BLSIC	. 101
		BLSMSK	
		BLSR	
		BOUND	
		BSF	
		BSR	. 112
		BSWAP	. 113
		ВТ	. 114
		BTC	. 116
		BTR	. 118
		BTS	
		BZHI	
		CALL (Near)	. 124

CALL (Far)
CBW
CWDE
CDQE
CWD
CDQ
CQO
CLC
CLD
CLFLUSH
СМС
CMOV <i>cc</i>
СМР144
CMPS
CMPSB
CMPSW
CMPSD
CMPSQ
CMPXCHG
CMPXCHG8B
CMPXCHG16B
CPUID
CRC32
DAA
DAS
DEC
DIV
ENTER
IDIV
IMUL
IN
INC
INS
INSB
INSW
INSD
INSD
INTO
Jcc
JCXZ
JECXZ
JRCXZ
JMP (Near)
JMP (Far)
LAHF
LDS
LES

LFS	
LGS	
LSS	. 196
LEA	. 198
LEAVE	. 200
LFENCE	. 201
LLWPCB	. 202
LODS	
LODSB	
LODSW	
LODSD	
LODSQ	. 205
LOOP	
LOOPE	
LOOPNE	
LOOPNZ	
LOOPZ	
LWPINS.	. 209
LWPVAL	. 211
LZCNT	. 214
MFENCE	
MOV	
MOVBE	
MOVD	
MOVMSKPD	
MOVMSKPS	
MOVNTI	. 230
MOVS	
MOVSB	
MOVSW	
MOVSD	
MOVSQ	
MOVSX	
MOVSXD	
MOVZX	
MUL	
MULX	
NEG	
NOP	
NOT	
OR	
OUT	. 248
OUTS	
OUTSB	
OUTSW	• • • •
OUTSD	
PAUSE	. 251

PDEP	252
PEXT	254
РОР	256
POPA	
POPAD	258
POPCNT	259
POPF	
POPFD	
POPFQ	261
PREFETCH	
PREFETCHW	
PREFETCH <i>level</i>	
PUSH	268
PUSHA	
PUSHAD	270
PUSHF	
PUSHFD	
PUSHFQ	271
RCL	273
RCR	275
RDFSBASE	
RDGSBASE	
RDRAND	
RET (Near)	279
RET (Far)	
ROL	284
ROR	286
RORX	288
SAHF	290
SAL	
SHL	
SAR	
SARX	296
SBB	298
SCAS	
SCASB	
SCASW	
SCASD	
SCASQ	300
SET <i>cc</i>	302
SFENCE	304
SHL	305
SHLD.	306
SHLX	308
SHR	310
SHRD	312
SHRX	314

	SLWPCB	
	STC	
	STD	. 319
	STOS	
	STOSB	
	STOSW	
	STOSD	
	STOSQ	. 320
	SUB	. 322
,	T1MSKC	. 324
,	TEST	. 326
,	TZCNT	. 328
,	TZMSK	. 330
1	WRFSBASE	
1	WRGSBASE	. 332
2	XADD	. 333
2	ХСНС	. 335
-	XLAT	. 337
	XLATB	
	XOR	
	Laster dia Defense	2 4 1
	Instruction Reference	
	ARPL	
	CLGI	
	CLI	
	HLT	
]	INT 3	
	INVD	
	INVLPG	
	INVLPGA	. 355
	IRET	
]	IRETD	
]	IRETQ	. 356
	LAR	
]	LGDT	. 364
]	LIDT	. 366
]	LLDT	. 368
]	LMSW	. 370
]	LSL	. 371
]	LTR	. 373
	MONITOR	
	MOV CR <i>n</i>	
	MOV DR <i>n</i>	
		, ,
1	MWAIT	381
	MWAIT RDMSR	
]	RDMSR	. 383
]		. 383 . 384

4

	RDTSCP	388
	RSM	390
	SGDT	392
	SIDT	
	SKINIT	
	SLDT	
	SMSW	
	STI	
	STGI	
	STR	
	SWAPGS	
	SYSCALL	
	SYSENTER	
	SYSEXIT	
	SYSRET	
	UD2 VERR	
	VERNVERW	
	VERW	
	VMILOAD VMILOAD VMILOAD	
	VMRUN	
	VMSAVE	
	WBINVD.	
	WRMSR	
Annondix A		
Appendix A	Opcode and Operand Encodings	435
Appendix A A.1	<b>Opcode and Operand Encodings</b>	<b>435</b>
	Opcode and Operand Encodings	<b>435</b> 438 438
	Opcode and Operand Encodings	<b>435</b> 438 438 438
	Opcode and Operand Encodings         Opcode Maps         Legacy Opcode Maps         3DNow!™ Opcodes         x87 Encodings	<b>435</b> 438 438 438 455 458
	Opcode and Operand Encodings	435 438 438 455 455 458 467
	Opcode and Operand Encodings	435 438 438 455 455 458 467 467
A.1	Opcode and Operand Encodings	435 438 438 455 455 467 467 478
A.1	Opcode and Operand Encodings	435 438 438 455 458 467 467 467 478 478
A.1 A.2	Opcode and Operand Encodings Opcode Maps Legacy Opcode Maps 3DNow!™ Opcodes x87 Encodings rFLAGS Condition Codes for x87 Opcodes Extended Instruction Opcode Maps. Operand Encodings ModRM Operand References SIB Operand References	435 438 438 455 455 458 467 467 478 478 483
A.1 A.2 Appendix B	Opcode and Operand Encodings	435 438 438 455 458 467 467 467 478 478 478 483
A.1 A.2 Appendix B B.1	Opcode and Operand Encodings	435 438 438 455 458 458 467 467 467 478 478 483 487 487
A.1 A.2 Appendix B B.1 B.2	Opcode and Operand Encodings         Opcode Maps         Legacy Opcode Maps         3DNow!™ Opcodes         x87 Encodings         rFLAGS Condition Codes for x87 Opcodes         Extended Instruction Opcode Maps.         Operand Encodings         ModRM Operand References         SIB Operand References         SIB Operand References         General-Purpose Instructions in 64-Bit Mode         Operation and Operand Size in 64-Bit Mode	435 438 438 455 455 458 467 467 467 478 478 483 483 487 488
A.1 A.2 Appendix B B.1	Opcode and Operand Encodings         Opcode Maps         Legacy Opcode Maps         3DNow!™ Opcodes         x87 Encodings         rFLAGS Condition Codes for x87 Opcodes         Extended Instruction Opcode Maps.         Operand Encodings         ModRM Operand References         SIB Operand References         SIB Operand References         General-Purpose Instructions in 64-Bit Mode         Operation and Operand Size in 64-Bit Mode         Invalid and Reassigned Instructions in 64-Bit Mode	435 438 438 455 455 458 467 467 467 478 478 483 483 487 488 513
A.1 A.2 Appendix B B.1 B.2 B.3	Opcode and Operand Encodings         Opcode Maps         Legacy Opcode Maps         3DNow!™ Opcodes         x87 Encodings         rFLAGS Condition Codes for x87 Opcodes         Extended Instruction Opcode Maps.         Operand Encodings         ModRM Operand References         SIB Operand References         SIB Operand References         General-Purpose Instructions in 64-Bit Mode         Operation and Operand Size in 64-Bit Mode         Invalid and Reassigned Instructions in 64-Bit Mode         Instructions with 64-Bit Default Operand Size	435 438 438 455 458 467 467 467 478 478 483 487 487 487 488 513 514
A.1 A.2 Appendix B B.1 B.2 B.3 B.4	Opcode and Operand Encodings         Opcode Maps         Legacy Opcode Maps         3DNow!™ Opcodes         x87 Encodings         rFLAGS Condition Codes for x87 Opcodes         Extended Instruction Opcode Maps.         Operand Encodings         ModRM Operand References         SIB Operand References         SIB Operand References         General-Purpose Instructions in 64-Bit Mode         Operation and Operand Size in 64-Bit Mode         Invalid and Reassigned Instructions in 64-Bit Mode	435 438 438 455 458 467 467 467 478 478 483 483 487 487 487 487 487 513 514 515
A.1 A.2 Appendix B B.1 B.2 B.3 B.4 B.5	Opcode and Operand Encodings         Opcode Maps         Legacy Opcode Maps         3DNow!™ Opcodes         x87 Encodings         rFLAGS Condition Codes for x87 Opcodes         Extended Instruction Opcode Maps.         Operand Encodings         ModRM Operand References         SIB Operand References         SIB Operand References         General-Purpose Instructions in 64-Bit Mode         Operation and Operand Size in 64-Bit Mode         Invalid and Reassigned Instructions in 64-Bit Mode         Instructions with 64-Bit Default Operand Size         Single-Byte INC and DEC Instructions in 64-Bit Mode	435 438 438 455 455 458 467 467 467 478 478 478 483 487 487 487 488 513 514 515 516
A.1 A.2 Appendix B B.1 B.2 B.3 B.4 B.5 B.6	Opcode and Operand Encodings         Opcode Maps         Legacy Opcode Maps         3DNow!™ Opcodes         x87 Encodings         rFLAGS Condition Codes for x87 Opcodes         Extended Instruction Opcode Maps.         Operand Encodings         ModRM Operand References         SIB Operand References         SIB Operand References         General-Purpose Instructions in 64-Bit Mode         Operation and Operand Size in 64-Bit Mode         Invalid and Reassigned Instructions in 64-Bit Mode         Instructions with 64-Bit Default Operand Size         Single-Byte INC and DEC Instructions in 64-Bit Mode         NOP in 64-Bit Mode	435 438 438 455 455 458 467 467 467 478 483 483 487 487 487 488 513 514 516 516
A.1 A.2 Appendix B B.1 B.2 B.3 B.4 B.5 B.6 B.7	Opcode and Operand Encodings         Opcode Maps         Legacy Opcode Maps         3DNow!™ Opcodes         x87 Encodings         rFLAGS Condition Codes for x87 Opcodes         Extended Instruction Opcode Maps.         Operand Encodings         ModRM Operand References         SIB Operand References         SIB Operand References         General-Purpose Instructions in 64-Bit Mode         Operation and Operand Size in 64-Bit Mode         Invalid and Reassigned Instructions in 64-Bit Mode         Instructions with 64-Bit Default Operand Size         Single-Byte INC and DEC Instructions in 64-Bit Mode         NOP in 64-Bit Mode         Segment Override Prefixes in 64-Bit Mode	435 438 438 455 458 467 467 467 478 483 487 483 513 514 516 516 516

D.2 D.3	CPUID Feature Flags Related to Instruction Support	
Appendix E	Obtaining Processor Information Via the CPUID Instruction	
E.1	Special Notational Conventions	
E.2	Standard and Extended Function Numbers	
E.3	Standard Feature Function Numbers	
E.5	Function 0h—Maximum Standard Function Number and Vendor String	
	Function 1h—Processor and Processor Feature Identifiers	
	Functions 2h–4h—Reserved	
	Function 5h—Monitor and MWait Features	
	Function 6h—Power Management Related Features	
	Function 7h—Structured Extended Feature Identifiers	
	Functions 8h–Ch–Reserved.	
	Function Dh—Processor Extended State Enumeration	
	Functions 4000_0000h-4000_FFh—Reserved for Hypervisor Use	
E.4	Extended Feature Function Numbers	
2.1	Function 8000 0000h—Maximum Extended Function Number and Vendor String.	
	Function 8000 0001h—Extended Processor and Processor Feature Identifiers	
	Functions 8000 0002h–8000 0004h—Extended Processor Name String	
	Function 8000 0005h—L1 Cache and TLB Information	
	Function 8000 0006h—L2 Cache and TLB and L3 Cache Information	
	Function 8000 0007h—Processor Power Management and RAS Capabilities	
	Function 8000 0008h—Processor Capacity Parameters.	
	Function 8000 0009h—Reserved	
	Function 8000 000Ah—SVM Features	
	Functions 8000 000Bh-8000 0018h-Reserved	
	Function 8000 0019h—TLB Characteristics for 1GB pages	
	Function 8000 001Ah—Instruction Optimizations	
	Function 8000 001Bh—Instruction-Based Sampling Capabilities.	
	Function 8000 001Ch—Lightweight Profiling Capabilities	
	Function 8000 001Dh—Cache Topology Information	
	Function 8000 001Eh—Processor Topology Information	
E.5	Multiple Core Calculation	
	Legacy Method	
	Extended Method (Recommended)	
Appendix F	Instruction Effects on RFLAGS	
Index		627

# **Figures**

Figure 1-1.	Instruction Encoding Syntax
Figure 1-2.	An Instruction as Stored in Memory
Figure 1-3.	REX Prefix Format
Figure 1-4.	ModRM-Byte Format
Figure 1-5.	SIB Byte Format
Figure 1-6.	Encoding Examples Using REX R, X, and B Bits
Figure 1-7.	VEX/XOP Three-byte Escape Sequence Format
Figure 1-8.	VEX Two-byte Escape Sequence Format
Figure 2-1.	Format of Instruction-Detail Pages
Figure 2-2.	General Registers in Legacy and Compatibility Modes
Figure 2-3.	General Registers in 64-Bit Mode
Figure 2-4.	Segment Registers
Figure 2-5.	General-Purpose Data Types
Figure 2-6.	System Registers
Figure 2-7.	System Data Structures
Figure 2-8.	SSE Registers
Figure 2-9.	128-Bit SSE Data Types
Figure 2-10.	SSE 256-bit Data Types
Figure 2-11.	SSE 256-Bit Data Types (Continued)
Figure 2-12.	64-Bit Media Registers
Figure 2-13.	64-Bit Media Data Types
Figure 2-14.	x87 Registers
Figure 2-15.	x87 Data Types
Figure 2-16.	Syntax for Typical Two-Operand Instruction
Figure 3-1.	MOVD Instruction Operation
Figure A-1.	ModRM-Byte Fields
Figure A-2.	ModRM-Byte Format
Figure A-3.	SIB Byte Format
Figure D-1.	AMD64 ISA Instruction Subsets

## Tables

Table 1-1.	Legacy Instruction Prefixes	7
Table 1-2.	Operand-Size Overrides	3
Table 1-3.	Address-Size Overrides.	)
Table 1-4.	Pointer and Count Registers and the Address-Size Prefix	)
Table 1-5.	Segment-Override Prefixes	1
Table 1-6.	REP Prefix Opcodes	2
Table 1-7.	REPE and REPZ Prefix Opcodes	3
Table 1-8.	REPNE and REPNZ Prefix Opcodes	1
Table 1-9.	Instructions Not Requiring REX Prefix in 64-Bit Mode1	5
Table 1-10.	ModRM.reg and .r/m Field Encodings	3
Table 1-11.	SIB.scale Field Encodings	)
Table 1-12.	SIB.index and .base Field Encodings	)
Table 1-13.	SIB.base encodings for ModRM.r/m = 100b	)
Table 1-14.	Operand Addressing Using ModRM and SIB Bytes	1
Table 1-15.	REX Prefix-Byte Fields	3
Table 1-16.	Encoding for RIP-Relative Addressing	5
Table 1-17.	Special REX Encodings for Registers	7
Table 1-18.	Three-byte Escape Sequence Field Definitions	)
Table 1-19.	VEX.map_select Encoding	)
Table 1-20.	XOP.map_select Encoding	1
Table 1-21.	VEX/XOP.vvvv Encoding	2
Table 1-22.	VEX/XOP.pp Encoding	2
Table 1-23.	VEX Two-byte Escape Sequence Field Definitions	3
Table 1-24.	Fixed Field Values for VEX 2-Byte Format	3
Table 2-1.	Interrupt-Vector Source and Cause	2
Table 2-2.	+rb, +rw, +rd, and +rq Register Value	5
Table 3-1.	Instruction Support Indicated by CPUID Feature Bits	1
Table 3-2.	Processor Vendor Return Values	1
Table 3-3.	Locality References for the Prefetch Instructions	5
Table 4-1.	System Instruction Support Indicated by CPUID Feature Bits	1
Table A-1.	Primary Opcode Map (One-byte Opcodes), Low Nibble 0–7h	)
Table A-2.	Primary Opcode Map (One-byte Opcodes), Low Nibble 8–Fh	)
Table A-3.	Secondary Opcode Map (Two-byte Opcodes), Low Nibble 0–7h	2
Table A-4.	Secondary Opcode Map (Two-byte Opcodes), Low Nibble 8–Fh	1

Table A-5.	rFLAGS Condition Codes for CMOVcc, Jcc, and SETcc	. 446
Table A-6.	ModRM.reg Extensions for the Primary Opcode Map <sup>1</sup>	. 447
Table A-7.	ModRM.reg Extensions for the Secondary Opcode Map	. 449
Table A-8.	Opcode 01h ModRM Extensions	. 450
Table A-9.	0F_38h Opcode Map, Low Nibble = [0h:7h]	. 452
Table A-10.	0F_38h Opcode Map, Low Nibble = [8h:Fh]	. 453
Table A-11.	0F_3Ah Opcode Map, Low Nibble = [0h:7h]	. 454
Table A-12.	0F_3Ah Opcode Map, Low Nibble = [8h:Fh]	. 454
Table A-13.	Immediate Byte for 3DNow! <sup>TM</sup> Opcodes, Low Nibble 0–7h	. 456
Table A-14.	Immediate Byte for 3DNow! <sup>TM</sup> Opcodes, Low Nibble 8–Fh	. 457
Table A-15.	x87 Opcodes and ModRM Extensions	. 459
Table A-16.	rFLAGS Condition Codes for FCMOVcc	. 467
Table A-17.	VEX Opcode Map 1, Low Nibble = [0h:7h]	. 468
Table A-18.	VEX Opcode Map 1, Low Nibble = [0h:7h] Continued.	. 469
Table A-19.	VEX Opcode Map 1, Low Nibble = [8h:Fh]	. 470
Table A-20.	VEX Opcode Map 2, Low Nibble = [0h:7h]	. 471
Table A-21.	VEX Opcode Map 2, Low Nibble = [8h:Fh]	. 472
Table A-22.	VEX Opcode Map 3, Low Nibble = [0h:7h]	. 473
Table A-23.	VEX Opcode Map 3, Low Nibble = [8h:Fh]	. 474
Table A-24.	VEX Opcode Groups	. 475
Table A-25.	XOP Opcode Map 8h, Low Nibble = [0h:7h]	. 475
Table A-26.	XOP Opcode Map 8h, Low Nibble = [8h:Fh]	. 476
Table A-27.	XOP Opcode Map 9h, Low Nibble = [0h:7h]	. 476
Table A-28.	XOP Opcode Map 9h, Low Nibble = [8h:Fh]	. 477
Table A-29.	XOP Opcode Map Ah, Low Nibble = [0h:7h]	. 477
Table A-30.	XOP Opcode Map Ah, Low Nibble = [8h:Fh]	. 477
Table A-31.	XOP Opcode Groups	. 477
Table A-32.	ModRM reg Field Encoding, 16-Bit Addressing	. 479
Table A-33.	ModRM Byte Encoding, 16-Bit Addressing.	. 479
Table A-34.	ModRM reg Field Encoding, 32-Bit and 64-Bit Addressing	. 481
Table A-35.	ModRM Byte Encoding, 32-Bit and 64-Bit Addressing.	. 482
Table A-36.	Addressing Modes: SIB base Field Encoding	. 484
Table A-37.	Addressing Modes: SIB Byte Encoding	. 485
Table B-1.	Operations and Operands in 64-Bit Mode	. 488
Table B-2.	Invalid Instructions in 64-Bit Mode	. 513
Table B-3.	Reassigned Instructions in 64-Bit Mode.	. 514

Table B-4.	Invalid Instructions in Long Mode	514
Table B-5.	Instructions Defaulting to 64-Bit Operand Size	515
Table C-1.	Differences Between Long Mode and Legacy Mode	517
Table D-1.	Feature Flags for Instruction / Instruction Subset Support	522
Table D-2.	Instruction Groups and CPUID Feature Flags	
Table E-1.	CPUID Fn0000_0000_E[D,C,B]X values	591
Table E-2.	CPUID Fn8000_0000_E[D,C,B]X values	601
Table E-3.	L1 Cache and TLB Associativity Field Encodings.	605
Table E-4.	L2/L3 Cache and TLB Associativity Field Encoding.	607
Table E-5.	LogicalProcessorCount, CmpLegacy, HTT, and NC	620
Table F-1.	Instruction Effects on RFLAGS	623

# **Revision History**

Date	Revision	Description	
October 2013 3.21 Ch Ch		Added BMI2 instructions to Chapter 3. Added BZHI to Table F-1 on page 623. Changed CPUID Fn8000_0001_ECX[25] to reserved. Changed CPUID Fn8000_0007_EAX and _EDX[11] to reserved. Added CPUID Fn0000_0006_EDX[ARAT] (bit 2).	
May 2013	3.20	Updated Appendix D "Instruction Subsets and CPUID Feature Flags" on page 519 to make instruction list comprehensive. Added a new Appendix E "Obtaining Processor Information Via the CPUID Instruction" on page 589 which describes all defined processor feature bits. Supersedes and replaces the <i>CPUID Specification</i> (PID # 25481). Previous Appendix E "Instruction Effects on RFLAGS" renumbered as Appendix F.	
September 2012	3.19	Corrected the value specified for the most significant nibble of the encoding for the VPSHAx instructions in Table A-28 on page 477.	
March 20123.18Purpose Instruction Reference" on page 71.March 20123.18Added instruction reference pages for the RDFSBASE/RD and WRFSBASE/WRGSBASE instructions to Chapter 3.		Added instruction reference pages for the RDFSBASE/RDGSBASE	

Date	Revision	Description
	3.17	Corrected second byte of VEX C5 escape sequence in Figure 1-2 on page 5.
		Made multiple corrections to the description of register-indirect addressing in Section 1.4 on page 17.
		Corrected <i>mod</i> field value in third row of Figure 1-16 on page 25.
		Updated pseudocode definition (see Section 2.5.3 on page 57).
		Corrected exception tables for LZCNT and TZCNT instructions.
December 2011		Added discussion of UD opcodes to introduction of Appendix A.
		Provided ommitted definition of "B" used in the specification of operand types in opcode maps of Appendix A.
		Provided numerous corrections to instruction entries in opcode maps of Appendix A.
		Added ymm register mnemonic to Table A-32 on page 479 and Table A-34 on page 481.
		Changed notational convention for indicating addressing modes in Table A-33 on page 479, Table A-35 on page 482, Table A-36 on page 484, and Table A-37 on page 485; edited footnotes.
	3.16	Reworked "Instruction Byte Order" section of Chapter 1. See "Instruction Encoding Overview" on page 1.
		Added clarification: Execution of VMRUN is disallowed while in System Management Mode.
		Made wording for BMI and TBM feature flag indication consistent with other instructions.
September		Moved BMI and TBM instructions to this volume from Volume 4.
2011		Added instruction reference page for CRC32 Instruction.
		Removed one cause of #GP fault from exception table for LAR and LSL instructions.
		Added three-byte, VEX, and XOP opcode maps to Appendix A.
		Revised description of RDPMC instruction.
		Corrected errors in description of CLFLUSH instruction.
		Corrected footnote of Table A-35 on page 482.
	3.15	Clarified MFENCE serializing behavior.
November 2009		Added multibyte variant to "NOP" on page 237.
2009		Corrected descriptive text to "CMPXCHG8B CMPXCHG16B" on page 151.
September 2007	3.14	Added minor clarifications and corrected typographical and formatting errors.

Date	Revision	Description	
		Added the following instructions: LZCNT, POPCNT, MONITOR, and MWAIT.	
July 2007	3.13	Reformatted information on instruction support indicated by CPUID feature bits into a table.	
		Added minor clarifications and corrected typographical and formatting errors.	
September 2006	3.12	Added minor clarifications and corrected typographical and formatting errors.	
December 2005	3.11	Added SVM instructions; added PAUSE instructions; made factual changes.	
January 2005	3.10	Clarified CPUID information in exception tables on instruction pages. Added information under "CPUID" on page 153. Made numerous small corrections.	
September 2003	3.09	Corrected table of valid descriptor types for LAR and LSL instructions and made several minor formatting, stylistic and factual corrections. Clarified several technical definitions.	
April 20033.08Corrected description of the operation of flags for RCL, RCR, ROL and ROR instructions. Clarified description of the MOVSXD and IN instructions. Corrected operand specification for the STOS instruct Corrected opcode of SETcc, Jcc, instructions. Added thermal contr and thermal monitoring bits to CPUID instruction. Corrected except tables for POPF, SFENCE, SUB, XLAT, IRET, LSL, MOV(CRn), SGDT/SIDT, SMSW, and STI instructions. Corrected many small ty and incorporated branding terminology.			

## Preface

## About This Book

This book is part of a multivolume work entitled the *AMD64 Architecture Programmer's Manual*. This table lists each volume and its order number.

Title	Order No.
Volume 1: Application Programming	24592
Volume 2: System Programming	24593
Volume 3: General-Purpose and System Instructions	24594
Volume 4: 128-Bit and 256-Bit Media Instructions	26568
Volume 5: 64-Bit Media and x87 Floating-Point Instructions	26569

## Audience

This volume (Volume 3) is intended for all programmers writing application or system software for a processor that implements the AMD64 architecture. Descriptions of general-purpose instructions assume an understanding of the application-level programming topics described in Volume 1. Descriptions of system instructions assume an understanding of the system-level programming topics described in Volume 2.

## Organization

Volumes 3, 4, and 5 describe the AMD64 architecture's instruction set in detail. Together, they cover each instruction's mnemonic syntax, opcodes, functions, affected flags, and possible exceptions.

The AMD64 instruction set is divided into five subsets:

- General-purpose instructions
- System instructions
- Streaming SIMD Extensions–SSE (includes 128-bit and 256-bit media instructions)
- 64-bit media instructions (MMX<sup>TM</sup>)
- x87 floating-point instructions

Several instructions belong to-and are described identically in-multiple instruction subsets.

This volume describes the general-purpose and system instructions. The index at the end crossreferences topics within this volume. For other topics relating to the AMD64 architecture, and for information on instructions in other subsets, see the tables of contents and indexes of the other volumes.

## **Conventions and Definitions**

The following section **Notational Conventions** describes notational conventions used in this volume and in the remaining volumes of this *AMD64 Architecture Programmer's Manual*. This is followed by a **Definitions** section which lists a number of terms used in the manual along with their technical definitions. Finally, the **Registers** section lists the registers which are a part of the application programming model.

#### **Notational Conventions**

#GP(0)

An instruction exception—in this example, a general-protection exception with error code of 0.

1011b

A binary value—in this example, a 4-bit value.

#### F0EA\_0B02h

A hexadecimal value. Underscore characters may be inserted to improve readability.

128

Numbers without an alpha suffix are decimal unless the context indicates otherwise.

7:4

A bit range, from bit 7 to 4, inclusive. The high-order bit is shown first. Commas may be inserted to indicate gaps.

#### CPUID FnXXXX XXXX RRR[FieldName]

Support for optional features or the value of an implementation-specific parameter of a processor can be discovered by executing the CPUID instruction on that processor. To obtain this value, software must execute the CPUID instruction with the function code *XXXX\_XXXX* in EAX and then examine the field *FieldName* returned in register *RRR*. If the "*\_RRR*" notation is followed by "*\_xYYY*", register ECX must be set to the value *YYY* before executing CPUID. When *FieldName* is not given, the entire contents of register *RRR* contains the desired value. When determining optional feature support, if the bit identified by *FieldName* is set to a one, the feature is supported on that processor.

#### CR0-CR4

A register range, from register CR0 through CR4, inclusive, with the low-order register first.

#### CR0[PE]

Notation for referring to a field within a register—in this case, the PE field of the CR0 register.

#### CR0[PE] = 1

Notation indicating that the PE bit of the CR0 register has a value of 1.

#### DS:rSI

The contents of a memory location whose segment address is in the DS register and whose offset relative to that segment is in the rSI register.

#### EFER[LME] = 0

Notation indicating that the LME bit of the EFER register has a value of 0.

#### RFLAGS[13:12]

A field within a register identified by its bit range. In this example, corresponding to the IOPL field.

#### Definitions

Many of the following definitions assume an in-depth knowledge of the legacy x86 architecture. See "Related Documents" on page xxx for descriptions of the legacy x86 architecture.

128-bit media instructions

Instructions that operate on the various 128-bit vector data types. Supported within both the legacy SSE and extended SSE instruction sets.

256-bit media instructions

Instructions that operate on the various 256-bit vector data types. Supported within the extended SSE instruction set.

64-bit media instructions

Instructions that operate on the 64-bit vector data types. These are primarily a combination of MMX<sup>TM</sup> and 3DNow!<sup>TM</sup> instruction sets, with some additional instructions from the SSE1 and SSE2 instruction sets.

#### 16-bit mode

Legacy mode or compatibility mode in which a 16-bit address size is active. See *legacy mode* and *compatibility mode*.

#### 32-bit mode

Legacy mode or compatibility mode in which a 32-bit address size is active. See *legacy mode* and *compatibility mode*.

#### 64-bit mode

A submode of *long mode*. In 64-bit mode, the default address size is 64 bits and new features, such as register extensions, are supported for system and application software.

#### absolute

Said of a displacement that references the base of a code segment rather than an instruction pointer. Contrast with *relative*.

#### biased exponent

The sum of a floating-point value's exponent and a constant bias for a particular floating-point data type. The bias makes the range of the biased exponent always positive, which allows reciprocation without overflow.

#### byte

Eight bits.

#### clear

To write a bit value of 0. Compare set.

#### compatibility mode

A submode of *long mode*. In compatibility mode, the default address size is 32 bits, and legacy 16bit and 32-bit applications run without modification.

#### commit

To irreversibly write, in program order, an instruction's result to software-visible storage, such as a register (including flags), the data cache, an internal write buffer, or memory.

#### CPL

Current privilege level.

#### direct

Referencing a memory location whose address is included in the instruction's syntax as an immediate operand. The address may be an absolute or relative address. Compare *indirect*.

#### dirty data

Data held in the processor's caches or internal buffers that is more recent than the copy held in main memory.

#### displacement

A signed value that is added to the base of a segment (absolute addressing) or an instruction pointer (relative addressing). Same as *offset*.

#### doubleword

Two words, or four bytes, or 32 bits.

#### double quadword

Eight words, or 16 bytes, or 128 bits. Also called octword.

#### effective address size

The address size for the current instruction after accounting for the default address size and any address-size override prefix.

effective operand size

The operand size for the current instruction after accounting for the default operand size and any operand-size override prefix.

#### element

See vector.

#### exception

An abnormal condition that occurs as the result of executing an instruction. The processor's response to an exception depends on the type of the exception. For all exceptions except 128-bit media SIMD floating-point exceptions and x87 floating-point exceptions, control is transferred to the handler (or service routine) for that exception, as defined by the exception's vector. For floating-point exceptions defined by the IEEE 754 standard, there are both masked and unmasked responses. When unmasked, the exception handler is called, and when masked, a default response is provided instead of calling the handler.

#### flush

An often ambiguous term meaning (1) writeback, if modified, and invalidate, as in "flush the cache line," or (2) invalidate, as in "flush the pipeline," or (3) change a value, as in "flush to zero."

#### GDT

Global descriptor table.

#### IDT

Interrupt descriptor table.

#### IGN

Ignored. Value written is ignored by hardware. Value returned on a read is indeterminate. See *reserved*.

#### indirect

Referencing a memory location whose address is in a register or other memory location. The address may be an absolute or relative address. Compare *direct*.

#### IRB

The virtual-8086 mode interrupt-redirection bitmap.

#### IST

The long-mode interrupt-stack table.

#### IVT

The real-address mode interrupt-vector table.

#### LDT

Local descriptor table.

#### legacy x86

The legacy x86 architecture. See "Related Documents" on page xxx for descriptions of the legacy x86 architecture.

#### legacy mode

An operating mode of the AMD64 architecture in which existing 16-bit and 32-bit applications and operating systems run without modification. A processor implementation of the AMD64 architecture can run in either *long mode* or *legacy mode*. Legacy mode has three submodes, *real mode*, *protected mode*, and *virtual-8086 mode*.

#### long mode

An operating mode unique to the AMD64 architecture. A processor implementation of the AMD64 architecture can run in either *long mode* or *legacy mode*. Long mode has two submodes, *64-bit mode* and *compatibility mode*.

#### lsb

Least-significant bit.

#### LSB

Least-significant byte.

#### main memory

Physical memory, such as RAM and ROM (but not cache memory) that is installed in a particular computer system.

#### mask

(1) A control bit that prevents the occurrence of a floating-point exception from invoking an exception-handling routine. (2) A field of bits used for a control purpose.

#### MBZ

Must be zero. If software attempts to set an MBZ bit to 1, a general-protection exception (#GP) occurs.

#### memory

Unless otherwise specified, main memory.

#### ModRM

A byte following an instruction opcode that specifies address calculation based on mode (Mod), register (R), and memory (M) variables.

#### moffset

A 16, 32, or 64-bit offset that specifies a memory operand directly, without using a ModRM or SIB byte.

#### msb

Most-significant bit.

#### MSB

Most-significant byte.

#### multimedia instructions

A combination of 128-bit media instructions and 64-bit media instructions.

#### octword

Same as double quadword.

#### offset

Same as displacement.

#### overflow

The condition in which a floating-point number is larger in magnitude than the largest, finite, positive or negative number that can be represented in the data-type format being used.

#### packed

See vector.

#### PAE

Physical-address extensions.

#### physical memory

Actual memory, consisting of main memory and cache.

#### probe

A check for an address in a processor's caches or internal buffers. *External probes* originate outside the processor, and *internal probes* originate within the processor.

#### protected mode

A submode of *legacy mode*.

#### quadword

Four words, or eight bytes, or 64 bits.

#### RAZ

Read as zero. Value returned on a read is always zero (0) regardless of what was previously written. See *reserved*.

#### real-address mode

See real mode.

#### real mode

A short name for *real-address mode*, a submode of *legacy mode*.

#### relative

Referencing with a displacement (also called offset) from an instruction pointer rather than the base of a code segment. Contrast with *absolute*.

#### reserved

Fields marked as reserved may be used at some future time.

To preserve compatibility with future processors, reserved fields require special handling when read or written by software. Software must not depend on the state of a reserved field (unless qualified as RAZ), nor upon the ability of such fields to return a previously written state.

If a field is marked reserved without qualification, software must not change the state of that field; it must reload that field with the same value returned from a prior read.

Reserved fields may be qualified as IGN, MBZ, RAZ, or SBZ (see definitions).

#### REX

An instruction prefix that specifies a 64-bit operand size and provides access to additional registers.

#### RIP-relative addressing

Addressing relative to the 64-bit RIP instruction pointer.

#### SBZ

Should be zero. An attempt by software to set an SBZ bit to 1 results in undefined behavior.

#### set

To write a bit value of 1. Compare *clear*.

#### SIB

A byte following an instruction opcode that specifies address calculation based on scale (S), index (I), and base (B).

#### SIMD

Single instruction, multiple data. See vector.

#### SSE

Streaming SIMD extensions instruction set. See 128-bit media instructions and 64-bit media instructions.

#### SSE2

Extensions to the SSE instruction set. See 128-bit media instructions and 64-bit media instructions.

#### SSE3

Further extensions to the SSE instruction set. See 128-bit media instructions.

#### sticky bit

A bit that is set or cleared by hardware and that remains in that state until explicitly changed by software.

#### TOP

The x87 top-of-stack pointer.

#### TPR

Task-priority register (CR8).

#### TSS

Task-state segment.

#### underflow

The condition in which a floating-point number is smaller in magnitude than the smallest nonzero, positive or negative number that can be represented in the data-type format being used.

#### vector

(1) A set of integer or floating-point values, called *elements*, that are packed into a single operand. Most of the 128-bit and 64-bit media instructions use vectors as operands. Vectors are also called *packed* or *SIMD* (single-instruction multiple-data) operands.

(2) An index into an interrupt descriptor table (IDT), used to access exception handlers. Compare *exception*.

#### virtual-8086 mode

A submode of *legacy mode*.

#### word

Two bytes, or 16 bits.

#### x86

See *legacy x86*.

#### Registers

In the following list of registers, the names are used to refer either to a given register or to the contents of that register:

#### AH–DH

The high 8-bit AH, BH, CH, and DH registers. Compare AL-DL.

#### AL-DL

The low 8-bit AL, BL, CL, and DL registers. Compare AH–DH.

#### AL-r15B

The low 8-bit AL, BL, CL, DL, SIL, DIL, BPL, SPL, and R8B–R15B registers, available in 64-bit mode.

#### BP

Base pointer register.

#### CR*n*

Control register number *n*.

#### CS

Code segment register.

#### eAX-eSP

The 16-bit AX, BX, CX, DX, DI, SI, BP, and SP registers or the 32-bit EAX, EBX, ECX, EDX, EDI, ESI, EBP, and ESP registers. Compare *rAX*–*rSP*.

#### EFER

Extended features enable register.

#### eFLAGS

16-bit or 32-bit flags register. Compare rFLAGS.

#### EFLAGS

32-bit (extended) flags register.

#### eIP

16-bit or 32-bit instruction-pointer register. Compare rIP.

#### EIP

32-bit (extended) instruction-pointer register.

#### FLAGS

16-bit flags register.

#### GDTR

Global descriptor table register.

#### GPRs

General-purpose registers. For the 16-bit data size, these are AX, BX, CX, DX, DI, SI, BP, and SP. For the 32-bit data size, these are EAX, EBX, ECX, EDX, EDI, ESI, EBP, and ESP. For the 64-bit data size, these include RAX, RBX, RCX, RDX, RDI, RSI, RBP, RSP, and R8–R15.

#### IDTR

Interrupt descriptor table register.

#### IP

16-bit instruction-pointer register.

#### LDTR

Local descriptor table register.

#### MSR

Model-specific register.

#### r8-r15

The 8-bit R8B–R15B registers, or the 16-bit R8W–R15W registers, or the 32-bit R8D–R15D registers, or the 64-bit R8–R15 registers.

#### rAX-rSP

The 16-bit AX, BX, CX, DX, DI, SI, BP, and SP registers, or the 32-bit EAX, EBX, ECX, EDX, EDI, ESI, EBP, and ESP registers, or the 64-bit RAX, RBX, RCX, RDX, RDI, RSI, RBP, and RSP registers. Replace the placeholder *r* with nothing for 16-bit size, "E" for 32-bit size, or "R" for 64-bit size.

#### RAX

64-bit version of the EAX register.

#### RBP

64-bit version of the EBP register.

#### RBX

64-bit version of the EBX register.

#### RCX

64-bit version of the ECX register.

#### RDI

64-bit version of the EDI register.

#### RDX

64-bit version of the EDX register.

#### rFLAGS

16-bit, 32-bit, or 64-bit flags register. Compare RFLAGS.

#### RFLAGS

64-bit flags register. Compare rFLAGS.

#### rIP

16-bit, 32-bit, or 64-bit instruction-pointer register. Compare RIP.

#### RIP

64-bit instruction-pointer register.

#### RSI

64-bit version of the ESI register.

#### RSP

64-bit version of the ESP register.

#### SP

Stack pointer register.

#### SS

Stack segment register.

#### TPR

Task priority register, a new register introduced in the AMD64 architecture to speed interrupt management.

#### TR

Task register.

#### **Endian Order**

The x86 and AMD64 architectures address memory using little-endian byte-ordering. Multibyte values are stored with their least-significant byte at the lowest byte address, and they are illustrated with their least significant byte at the right side. Strings are illustrated in reverse order, because the addresses of their bytes increase from right to left.

## **Related Documents**

- Peter Abel, *IBM PC Assembly Language and Programming*, Prentice-Hall, Englewood Cliffs, NJ, 1995.
- Rakesh Agarwal, 80x86 Architecture & Programming: Volume II, Prentice-Hall, Englewood Cliffs, NJ, 1991.
- AMD, Software Optimization Guide for AMD Family 15h Processors, order number 47414.
- Don Anderson and Tom Shanley, *Pentium Processor System Architecture*, Addison-Wesley, New York, 1995.
- Nabajyoti Barkakati and Randall Hyde, *Microsoft Macro Assembler Bible*, Sams, Carmel, Indiana, 1992.
- Barry B. Brey, *8086/8088, 80286, 80386, and 80486 Assembly Language Programming*, Macmillan Publishing Co., New York, 1994.
- Barry B. Brey, *Programming the 80286, 80386, 80486, and Pentium Based Personal Computer*, Prentice-Hall, Englewood Cliffs, NJ, 1995.
- Ralf Brown and Jim Kyle, PC Interrupts, Addison-Wesley, New York, 1994.
- Penn Brumm and Don Brumm, 80386/80486 Assembly Language Programming, Windcrest McGraw-Hill, 1993.
- Geoff Chappell, DOS Internals, Addison-Wesley, New York, 1994.
- Chips and Technologies, Inc. Super386 DX Programmer's Reference Manual, Chips and Technologies, Inc., San Jose, 1992.
- John Crawford and Patrick Gelsinger, *Programming the 80386*, Sybex, San Francisco, 1987.
- Cyrix Corporation, 5x86 Processor BIOS Writer's Guide, Cyrix Corporation, Richardson, TX, 1995.
- Cyrix Corporation, M1 Processor Data Book, Cyrix Corporation, Richardson, TX, 1996.
- Cyrix Corporation, *MX Processor MMX Extension Opcode Table*, Cyrix Corporation, Richardson, TX, 1996.
- Cyrix Corporation, MX Processor Data Book, Cyrix Corporation, Richardson, TX, 1997.
- Ray Duncan, *Extending DOS: A Programmer's Guide to Protected-Mode DOS*, Addison Wesley, NY, 1991.
- William B. Giles, *Assembly Language Programming for the Intel 80xxx Family*, Macmillan, New York, 1991.
- Frank van Gilluwe, The Undocumented PC, Addison-Wesley, New York, 1994.
- John L. Hennessy and David A. Patterson, *Computer Architecture*, Morgan Kaufmann Publishers, San Mateo, CA, 1996.
- Thom Hogan, The Programmer's PC Sourcebook, Microsoft Press, Redmond, WA, 1991.
- Hal Katircioglu, *Inside the 486, Pentium, and Pentium Pro*, Peer-to-Peer Communications, Menlo Park, CA, 1997.

- IBM Corporation, *486SLC Microprocessor Data Sheet*, IBM Corporation, Essex Junction, VT, 1993.
- IBM Corporation, *486SLC2 Microprocessor Data Sheet*, IBM Corporation, Essex Junction, VT, 1993.
- IBM Corporation, *80486DX2 Processor Floating Point Instructions*, IBM Corporation, Essex Junction, VT, 1995.
- IBM Corporation, *80486DX2 Processor BIOS Writer's Guide*, IBM Corporation, Essex Junction, VT, 1995.
- IBM Corporation, *Blue Lightning 486DX2 Data Book*, IBM Corporation, Essex Junction, VT, 1994.
- Institute of Electrical and Electronics Engineers, *IEEE Standard for Binary Floating-Point Arithmetic*, ANSI/IEEE Std 754-1985.
- Institute of Electrical and Electronics Engineers, *IEEE Standard for Radix-Independent Floating-Point Arithmetic*, ANSI/IEEE Std 854-1987.
- Muhammad Ali Mazidi and Janice Gillispie Mazidi, *80X86 IBM PC and Compatible Computers*, Prentice-Hall, Englewood Cliffs, NJ, 1997.
- Hans-Peter Messmer, The Indispensable Pentium Book, Addison-Wesley, New York, 1995.
- Karen Miller, An Assembly Language Introduction to Computer Architecture: Using the Intel Pentium, Oxford University Press, New York, 1999.
- Stephen Morse, Eric Isaacson, and Douglas Albert, *The 80386/387 Architecture*, John Wiley & Sons, New York, 1987.
- NexGen Inc., Nx586 Processor Data Book, NexGen Inc., Milpitas, CA, 1993.
- NexGen Inc., Nx686 Processor Data Book, NexGen Inc., Milpitas, CA, 1994.
- Bipin Patwardhan, Introduction to the Streaming SIMD Extensions in the Pentium III, www.x86.org/articles/sse\_pt1/simd1.htm, June, 2000.
- Peter Norton, Peter Aitken, and Richard Wilton, *PC Programmer's Bible*, Microsoft Press, Redmond, WA, 1993.
- PharLap 386 ASM Reference Manual, Pharlap, Cambridge MA, 1993.
- PharLap TNT DOS-Extender Reference Manual, Pharlap, Cambridge MA, 1995.
- Sen-Cuo Ro and Sheau-Chuen Her, *i386/i486 Advanced Programming*, Van Nostrand Reinhold, New York, 1993.
- Jeffrey P. Royer, *Introduction to Protected Mode Programming*, course materials for an onsite class, 1992.
- Tom Shanley, Protected Mode System Architecture, Addison Wesley, NY, 1996.
- SGS-Thomson Corporation, *80486DX Processor SMM Programming Manual*, SGS-Thomson Corporation, 1995.
- Walter A. Triebel, The 80386DX Microprocessor, Prentice-Hall, Englewood Cliffs, NJ, 1992.
- John Wharton, The Complete x86, MicroDesign Resources, Sebastopol, California, 1994.

#### 24594—Rev. 3.21—October 2013

- Web sites and newsgroups:
  - www.amd.com
  - news.comp.arch
  - news.comp.lang.asm.x86
  - news.intel.microprocessors
  - news.microsoft

# **1** Instruction Encoding

AMD64 technology instructions are encoded as byte strings of variable length. The order and meaning of each byte of an instruction's encoding is specifed by the architecture. Fields within the encoding specify the instruction's basic operation, the location of the one or more source operands, and the destination of the result of the operation. Data to be used in the execution of the instruction or the computation of addresses for memory-based operands may also be included. This section describes the general format and parameters used by all instructions.

For information on the specific encoding(s) for each instruction, see:

- Chapter 3, "General-Purpose Instruction Reference."
- Chapter 4, "System Instruction Reference."
- "SSE Instruction Reference" in Volume 4.
- "64-Bit Media Instruction Reference" in Volume 5.
- "x87 Floating-Point Instruction Reference" in Volume 5.

For information on determining the instruction form and operands specified by a given binary encoding, see Appendix A.

# 1.1 Instruction Encoding Overview

An instruction is encoded as a string between one and 15 bytes in length. The entire sequence of bytes that represents an instruction, including the basic operation, the location of source and destination operands, any operation modifiers, and any immediate and/or displacement values, is called the instruction encoding. The following sections discuss instruction encoding syntax and representation in memory.

# 1.1.1 Encoding Syntax

Figure 1-1 provides a schematic representation of the encoding syntax of an instruction.

#### AMD64 Technology




Figure 1-1. Instruction Encoding Syntax

Each square in this diagram represents an instruction byte of a particular type and function. To understand the diagram, follow the connecting paths in the direction indicated by the arrows from "Start" to "End." The squares passed through as the graph is traversed indicate the order and number of

bytes used to encode the instruction. Note that the path shown above the legacy prefix byte loops back indicating that up to four additional prefix bytes may be used in the encoding of a single instruction. Branches indicate points in the syntax where alternate semantics are employed based on the instruction being encoded. The "VEX or XOP" gate across the path leading down to the VEX prefix and XOP prefix blocks means that only extended instructions employing the VEX or XOP prefixes use this particular branch of the syntax diagram. This diagram will be further explained in the sections that follow.

# 1.1.1.1 Legacy Prefixes

As shown in the figure, an instruction optionally begins with up to five *legacy prefixes*. These prefixes are described in "Summary of Legacy Prefixes" on page 6. The legacy prefixes modify an instruction's default address size, operand size, or segment, or they invoke a special function such as modification of the opcode, atomic bus-locking, or repetition.

In the encoding of most SSE instructions, a legacy operand-size or repeat prefix is repurposed to modify the opcode. For the extended encodings utilizing the XOP or VEX prefixes, these prefixes are not allowed.

# 1.1.1.2 REX Prefix

Following the optional legacy prefix or prefixes, the REX prefix can be used in 64-bit mode to access the AMD64 register number and size extensions. Refer to the diagram in "Application-Programming Register Set" in Volume 1 for an illustration of these facilities. If a REX prefix is used, it must immediately precede the opcode byte or the first byte of a legacy *escape sequence*. The REX prefix is not allowed in extended instruction encodings using the VEX or XOP encoding escape prefixes. Violating this restriction results in an #UD exception.

# 1.1.1.3 Opcode

The *opcode* is a single byte that specifies the basic operation of an instruction. Every instruction requires an opcode. The correspondence between the binary value of an opcode and the operation it represents is presented in a table called an *opcode map*. Because it is indexed by an 8-bit value, an opcode map has 256 entries. Since there are more than 256 instructions defined by the architecture, multiple different opcode maps must be defined and the selection of these alternate opcode maps must be encoded in the instruction. Escape sequences provide this access to alternate opcode maps.

If there are no opcode escapes, the primary ("one-byte") opcode map is used. In the figure this is the path pointing from the REX Prefix block to the Primary opcode map block.

Section, "Primary Opcode Map" of Appendix A provides details concerning this opcode map.

### 1.1.1.4 Escape Sequences

Escape sequences allow access to alternate opcode maps that are distinct from the primary opcode map. Escape sequences may be one, two, or three bytes in length and begin with a unique byte value designated for this purpose in the primary opcode map. Escape sequences are of two distinct types:

legacy escape sequences and extended escape sequences. The legacy escape sequences will be covered here. For more details on the extended escape sequences, see "VEX and XOP Prefixes" on page 16.

# Legacy Escape Sequences

The legacy syntax allows one 1-byte escape sequence (0Fh), and three 2-byte escape sequences (0Fh, 0Fh; 0Fh, 38h; and 0Fh, 3Ah). The 1-byte legacy escape sequence 0Fh selects the secondary ("two-byte") opcode map. In legacy terminology, the sequence [0Fh, *opcode*] is called a two-byte opcode. See Section , "Secondary Opcode Map" of Appendix A for details concerning this opcode map.

The 2-byte escape sequence 0F, 0Fh selects the 3DNow! opcode map which is indexed using an immediate byte rather than an opcode byte. In this case, the byte following the escape sequence is the ModRM byte instead of the opcode byte. In Figure 1-1 this is indicated by the path labeled "3DNow!" leaving the second 0Fh escape block. Details concerning the 3DNow! opcode map are presented in Section A.1.2, "3DNow!<sup>TM</sup> Opcodes" of Appendix A.

The 2-byte escape sequences [0Fh, 38h] and [0Fh, 3Ah] respectively select the 0F\_38h opcode map and the 0F\_3Ah opcode map. These are used primarily to encode SSE instructions and are described in Section, "0F\_38h and 0F\_3Ah Opcode Maps" of Appendix A.

# 1.1.1.5 ModRM and SIB Bytes

The opcode can be followed by a *mode-register-memory* (ModRM) byte, which further describes the operation and/or operands. The ModRM byte may also be followed by a *scale-index-base* (SIB) byte, which is used to specify indexed register-indirect forms of memory addressing. The ModRM and SIB bytes are described in "ModRM and SIB Bytes" on page 17. Their legacy functions can be augmented by the REX prefix (see "REX Prefix" on page 14) or the VEX and XOP escape sequences (See "VEX and XOP Prefixes" on page 16).

# 1.1.1.6 Displacement and Immediate Fields

The instruction encoding may end with a 1-, 2-, or 4-byte *displacement* field and/or a 1-, 2-, or 4-byte *immediate* field depending on the instruction and/or the addressing mode. Specific instructions also allow either an 8-byte immediate field or an 8-byte displacement field.

# 1.1.2 Representation in Memory

Instructions are stored in memory in little-endian order. The first byte of an instruction is stored at the lowest memory address, as shown in Figure 1-2 below. Since instructions are strings of bytes, they may start at any memory address. The total instruction length must be less than or equal to 15. If this limit is exceeded, a general-protection exception results.




Figure 1-2. An Instruction as Stored in Memory

# 1.2 Instruction Prefixes

Instruction prefixes are of two types: *instruction modifier* prefixes and *encoding escape* prefixes. Instruction modifier prefixes can change the operation of the instruction (including causing its execution to repeat), change its operand types, specify an alternate operand size, augment register specification, or even change the interpretation of the opcode byte.

The instruction modifier prefixes comprise the legacy prefixes and the REX prefix. The legacy prefixes are discussed in the next section. The REX prefix is discussed in "REX Prefix" on page 14.

Encoding escape prefixes, on the other hand, signal that the two or three bytes that follow obey a different encoding syntax. As a group, the encoding escape prefix and its subsequent bytes constitute a multi-byte escape sequence. These multi-byte escape sequences perform functions similar to that of

the instruction modifier prefixes, but they also provide a means to directly specify alternate opcode maps.

The currently defined encoding escape prefixes are the VEX and XOP prefixes. They are discussed further in the section entitled "VEX and XOP Prefixes" on page 16.

# 1.2.1 Summary of Legacy Prefixes

Table 1-1 on page 7 shows the legacy prefixes. The legacy prefixes are organized into five groups, as shown in the left-most column of Table 1-1. An instruction encoding may include a maximum of one prefix from each of the five groups. The legacy prefixes can appear in any order within the position shown in Figure 1-1 for legacy prefixes. The result of using multiple prefixes from a single group is undefined.

Some of the restrictions on legacy prefixes are:

- *Operand-Size Override*—This prefix only affects the operand size for general-purpose instructions or for other instructions whose source or destination is a general-pupose register. When used in the encoding of SIMD and some other instructions, this prefix is repurposed to modify the opcode.
- Address-Size Override—This prefix only affects the address size of memory operands.
- Segment Override—In 64-bit mode, the CS, DS, ES, and SS segment override prefixes are ignored.
- LOCK Prefix—This prefix is allowed only with certain instructions that modify memory.
- *Repeat Prefixes*—These prefixes affect only certain string instructions. When used in the encoding of SIMD and some other instructions, these prefixes are repurposed to modify the opcode.

Prefix Group <sup>1</sup>	Mnemonic	Prefix Byte (Hex)	Description
Operand-Size Override	none	66 <sup>2</sup>	Changes the default operand size of a memory or register operand, as shown in Table 1-2 on page 8.
Address-Size Override	none	67 <sup>3</sup>	Changes the default address size of a memory operand, as shown in Table 1-3 on page 9.
	CS	2E <sup>4</sup>	Forces use of the current CS segment for memory operands.
	DS	3E <sup>4</sup>	Forces use of the current DS segment for memory operands.
Segment Override	ES	26 <sup>4</sup>	Forces use of the current ES segment for memory operands.
	FS	64	Forces use of the current FS segment for memory operands.
	GS	65	Forces use of the current GS segment for memory operands.
	SS	36 <sup>4</sup>	Forces use of the current SS segment for memory operands.
Lock	LOCK	F0 <sup>5</sup>	Causes certain kinds of memory read-modify-write instructions to occur atomically.
	REP		Repeats a string operation (INS, MOVS, OUTS, LODS, and STOS) until the rCX register equals 0.
Repeat	REPE or REPZ	F3 <sup>6</sup>	Repeats a compare-string or scan-string operation (CMPSx and SCASx) until the rCX register equals 0 or the zero flag (ZF) is cleared to 0.
	REPNE or REPNZ	F2 <sup>6</sup>	Repeats a compare-string or scan-string operation (CMPSx and SCASx) until the rCX register equals 0 or the zero flag (ZF) is set to 1.

Table 1-1. Legacy Instruction Prefixes

Notes:

1. A single instruction should include a maximum of one prefix from each of the five groups.

2. When used in the encoding of SIMD instructions, this prefix is repurposed to modify the opcode. The prefix is ignored by 64-bit media floating-point (3DNow!™) instructions. See "Instructions that Cannot Use the Operand-Size Prefix" on page 8.

3. This prefix also changes the size of the RCX register when used as an implied count register.

4. In 64-bit mode, the CS, DS, ES, and SS segment overrides are ignored.

5. The LOCK prefix should not be used for instructions other than those listed in "Lock Prefix" on page 11.

6. This prefix should be used only with compare-string and scan-string instructions. When used in the encoding of SIMD instructions, the prefix is repurposed to modify the opcode.

### 1.2.2 Operand-Size Override Prefix

The default operand size for an instruction is determined by a combination of its opcode, the D (default) bit in the current code-segment descriptor, and the current operating mode, as shown in Table 1-2. The operand-size override prefix (66h) selects the non-default operand size. The prefix can

be used with any general-purpose instruction that accesses non-fixed-size operands in memory or general-purpose registers (GPRs), and it can also be used with the x87 FLDENV, FNSTENV, FNSAVE, and FRSTOR instructions.

In 64-bit mode, the prefix allows mixing of 16-bit, 32-bit, and 64-bit data on an instruction-byinstruction basis. In compatibility and legacy modes, the prefix allows mixing of 16-bit and 32-bit operands on an instruction-by-instruction basis.

Operating Mode		Default Operand Size (Bits)	Effective	Instruction Prefix <sup>1</sup>	
			Operand Size (Bits)	66h	REX.W <sup>3</sup>
		32 <sup>2</sup>	64	don't care	yes
	64-Bit Mode		32	no	no
Long			16	yes	no
		32	32	no	
	Compatibility		16	yes	
	Mode	16	32	yes	
			16	no	Not Appli-
Legacy Mode (Protected, Virtual-8086, or Real Mode)		32	32	no	cable
			16	yes	
		16	32	yes	
			16	no	
	"no' indicates that the is is the typical def				other operand

### Table 1-2. Operand-Size Overrides

sizes. See Appendix B. "General-Purpose Instructions in 64-Bit Mode." for details.

3. See "REX Prefix" on page 14.

In 64-bit mode, most instructions default to a 32-bit operand size. For these instructions, a REX prefix (page 14) can specify a 64-bit operand size, and a 66h prefix specifies a 16-bit operand size. The REX prefix takes precedence over the 66h prefix. However, if an instruction defaults to a 64-bit operand size, it does not need a REX prefix and it can only be overridden to a 16-bit operand size. It cannot be overridden to a 32-bit operand size, because there is no 32-bit operand-size override prefix in 64-bit mode. Two groups of instructions have a default 64-bit operand size in 64-bit mode:

- Near branches. For details, see "Near Branches in 64-Bit Mode" in Volume 1. •
- All instructions, except far branches, that implicitly reference the RSP. For details, see "Stack Operation" in Volume 1.

Instructions that Cannot Use the Operand-Size Prefix. The operand-size prefix should be used only with general-purpose instructions and the x87 FLDENV, FNSTENV, FNSAVE, and FRSTOR

instructions, in which the prefix selects between 16-bit and 32-bit operand size. The prefix is ignored by all other x87 instructions and by 64-bit media floating-point (3DNow!<sup>TM</sup>) instructions.

For other instructions (mostly SIMD instructions) the 66h, F2h, and F3h prefixes are used as instruction modifiers to extend the instruction encoding space in the 0Fh, 0F\_38h, and 0F\_3Ah opcode maps.

**Operand-Size and REX Prefixes.** The W bit field of the REX prefix takes precedence over the 66h prefix. See "REX.W: Operand width (Bit 3)" on page 23 for details.

# 1.2.3 Address-Size Override Prefix

The default address size for instructions that access non-stack memory is determined by the current operating mode, as shown in Table 1-3. The address-size override prefix (67h) selects the non-default address size. Depending on the operating mode, this prefix allows mixing of 16-bit and 32-bit, or of 32-bit and 64-bit addresses, on an instruction-by-instruction basis. The prefix changes the address size for memory operands. It also changes the size of the RCX register for instructions that use RCX implicitly.

For instructions that implicitly access the stack segment (SS), the address size for stack accesses is determined by the D (default) bit in the stack-segment descriptor. In 64-bit mode, the D bit is ignored, and all stack references have a 64-bit address size. However, if an instruction accesses both stack and non-stack memory, the address size of the non-stack access is determined as shown in Table 1-3.

Operating Mode		Default Address Size (Bits)	Effective Address Size (Bits)	Address- Size Prefix (67h) <sup>1</sup> Required?
	64-Bit	64	64	no
	Mode	04	32	yes
Long Mode	Compatibility Mode	32	32	no
			16	yes
		16	32	yes
			16	no
Legacy Mode (Protected, Virtual-8086, or Real Mode)		32	32	no
			16	yes
		16	32	yes
		10	16	no
<i>Notes:</i> 1. A "no" indicates that the default address size is used.				

Table 1-3. Address-Size Overrides

As Table 1-3 shows, the default address size is 64 bits in 64-bit mode. The size can be overridden to 32 bits, but 16-bit addresses are not supported in 64-bit mode. In compatibility and legacy modes, the

default address size is 16 bits or 32 bits, depending on the operating mode (see "Processor Initialization and Long Mode Activation" in Volume 2 for details). In these modes, the address-size prefix selects the non-default size, but the 64-bit address size is not available.

Certain instructions reference pointer registers or count registers implicitly, rather than explicitly. In such instructions, the address-size prefix affects the size of such addressing and count registers, just as it does when such registers are explicitly referenced. Table 1-4 lists all such instructions and the registers referenced using the three possible address sizes.

	Pointer or Count Register			
Instruction	16-Bit Address Size	32-Bit Address Size	64-Bit Address Size	
CMPS, CMPSB, CMPSW, CMPSD, CMPSQ—Compare Strings	SI, DI, CX	ESI, EDI, ECX	RSI, RDI, RCX	
INS, INSB, INSW, INSD— Input String	DI, CX	EDI, ECX	RDI, RCX	
JCXZ, JECXZ, JRCXZ— Jump on CX/ECX/RCX Zero	СХ	ECX	RCX	
LODS, LODSB, LODSW, LODSD, LODSQ—Load String	SI, CX	ESI, ECX	RSI, RCX	
LOOP, LOOPE, LOOPNZ, LOOPNE, LOOPZ—Loop	СХ	ECX	RCX	
MOVS, MOVSB, MOVSW, MOVSD, MOVSQ—Move String	SI, DI, CX	ESI, EDI, ECX	RSI, RDI, RCX	
OUTS, OUTSB, OUTSW, OUTSD—Output String	SI, CX	ESI, ECX	RSI, RCX	
<b>REP, REPE, REPNE, REPNZ,</b> <b>REPZ</b> —Repeat Prefixes	СХ	ECX	RCX	
SCAS, SCASB, SCASW, SCASD, SCASQ—Scan String	DI, CX	EDI, ECX	RDI, RCX	
STOS, STOSB, STOSW, STOSD, STOSQ—Store String	DI, CX	EDI, ECX	RDI, RCX	
<b>XLAT</b> , <b>XLATB</b> —Table Look-up Translation	BX	EBX	RBX	

 Table 1-4.
 Pointer and Count Registers and the Address-Size Prefix

# 1.2.4 Segment-Override Prefixes

Segment overrides can be used only with instructions that reference non-stack memory. Most instructions that reference memory are encoded with a ModRM byte (page 17). The default segment

for such memory-referencing instructions is implied by the base register indicated in its ModRM byte, as follows:

- *Instructions that Reference a Non-Stack Segment*—If an instruction encoding references any base register other than rBP or rSP, or if an instruction contains an immediate offset, the default segment is the data segment (DS). These instructions can use the segment-override prefix to select one of the non-default segments, as shown in Table 1-5.
- *String Instructions*—String instructions reference two memory operands. By default, they reference both the DS and ES segments (DS:rSI and ES:rDI). These instructions can override their DS-segment reference, as shown in Table 1-5, but they cannot override their ES-segment reference.
- *Instructions that Reference the Stack Segment*—If an instruction's encoding references the rBP or rSP base register, the default segment is the stack segment (SS). All instructions that reference the stack (push, pop, call, interrupt, return from interrupt) use SS by default. These instructions cannot use the segment-override prefix.

Mnemonic	Prefix Byte (Hex)	Description	
CS <sup>1</sup>	2E	Forces use of current CS segment for memory operands.	
DS <sup>1</sup>	3E	Forces use of current DS segment for memory operands.	
ES <sup>1</sup>	26	Forces use of current ES segment for memory operands.	
FS	64	Forces use of current FS segment for memory operands.	
GS	65	Forces use of current GS segment for memory operands.	
SS <sup>1</sup>	36	Forces use of current SS segment for memory operands.	
Notes: 1. In 64-bit mode, the CS, DS, ES, and SS segment overrides are ignored.			

Table 1-5. Segment-Override Prefixes

**Segment Overrides in 64-Bit Mode.** In 64-bit mode, the CS, DS, ES, and SS segment-override prefixes have no effect. These four prefixes are not treated as segment-override prefixes for the purposes of multiple-prefix rules. Instead, they are treated as null prefixes.

The FS and GS segment-override prefixes are treated as true segment-override prefixes in 64-bit mode. Use of the FS or GS prefix causes their respective segment bases to be added to the effective address calculation. See "FS and GS Registers in 64-Bit Mode" in Volume 2 for details.

# 1.2.5 Lock Prefix

The LOCK prefix causes certain kinds of memory read-modify-write instructions to occur atomically. The mechanism for doing so is implementation-dependent (for example, the mechanism may involve bus signaling or packet messaging between the processor and a memory controller). The prefix is intended to give the processor exclusive use of shared memory in a multiprocessor system.

The LOCK prefix can only be used with forms of the following instructions that write a memory operand: ADC, ADD, AND, BTC, BTR, BTS, CMPXCHG, CMPXCHG8B, CMPXCHG16B, DEC, INC, NEG, NOT, OR, SBB, SUB, XADD, XCHG, and XOR. An invalid-opcode exception occurs if the LOCK prefix is used with any other instruction.

### 1.2.6 Repeat Prefixes

The repeat prefixes cause repetition of certain instructions that load, store, move, input, or output strings. The prefixes should only be used with such string instructions. Two pairs of repeat prefixes, REPE/REPZ and REPNE/REPNZ, perform the same repeat functions for certain compare-string and scan-string instructions. The repeat function uses rCX as a count register. The size of rCX is based on address size, as shown in Table 1-4 on page 10.

**REP.** The REP prefix repeats its associated string instruction the number of times specified in the counter register (rCX). It terminates the repetition when the value in rCX reaches 0. The prefix can be used with the INS, LODS, MOVS, OUTS, and STOS instructions. Table 1-6 shows the valid REP prefix opcodes.

Mnemonic	Opcode
REP INS <i>reg/mem8</i> , DX REP INSB	F3 6C
REP INS <i>reg/mem16/32</i> , DX REP INSW REP INSD	F3 6D
REP LODS <i>mem8</i> REP LODSB	F3 AC
REP LODS <i>mem16/32/64</i> REP LODSW REP LODSD REP LODSQ	F3 AD
REP MOVS <i>mem8</i> , <i>mem8</i> REP MOVSB	F3 A4
REP MOVS <i>mem16/32/64</i> , <i>mem16/32/64</i> REP MOVSW REP MOVSD REP MOVSQ	F3 A5
REP OUTS DX, <i>reg/mem8</i> REP OUTSB	F3 6E

Table 1-6. REP Prefix Opcodes

Mnemonic	Opcode	
REP OUTS DX, reg/mem16/32		
REP OUTSW	F3 6F	
REP OUTSD		
REP STOS mem8	F3 AA	
REP STOSB	FS AA	
REP STOS mem16/32/64		
REP STOSW	F3 AB	
REP STOSD	F3 AD	
REP STOSQ		

Table 1-6. REP Prefix Opcodes (continued)

**REPE and REPZ.** REPE and REPZ are synonyms and have identical opcodes. These prefixes repeat their associated string instruction the number of times specified in the counter register (rCX). The repetition terminates when the value in rCX reaches 0 or when the zero flag (ZF) is cleared to 0. The REPE and REPZ prefixes can be used with the CMPS, CMPSB, CMPSD, CMPSW, SCAS, SCASB, SCASD, and SCASW instructions. Table 1-7 shows the valid REPE and REPZ prefix opcodes.

Mnemonic	Opcode
REPx CMPS mem8, mem8	F3 A6
REPx CMPSB	
REPx CMPS mem16/32/64, mem16/32/64	
REPx CMPSW	F3 A7
REPx CMPSD	13/4/
REPx CMPSQ	
REPx SCAS mem8	F3 AF
REPx SCASB	
REPx SCAS mem16/32/64	
REPx SCASW	F3 AF
REPx SCASD	
REPx SCASQ	

Table 1-7. REPE and REPZ Prefix Opcodes

**REPNE and REPNZ.** REPNE and REPNZ are synonyms and have identical opcodes. These prefixes repeat their associated string instruction the number of times specified in the counter register (rCX). The repetition terminates when the value in rCX reaches 0 or when the zero flag (ZF) is set to 1. The REPNE and REPNZ prefixes can be used with the CMPS, CMPSB, CMPSD, CMPSW, SCAS, SCASB, SCASD, and SCASW instructions. Table 1-8 on page 14 shows the valid REPNE and REPNZ prefix opcodes.

Mnemonic	Opcode
REPNx CMPS mem8, mem8	F2 A6
REPNx CMPSB	F2 A0
REPNx CMPS mem16/32/64, mem16/32/64	
REPNX CMPSW	F2 A7
REPNx CMPSD	FZ AI
REPNx CMPSQ	
REPNx SCAS mem8	F2 AF
REPNx SCASB	
REPNx SCAS mem16/32/64	
REPNx SCASW	F2 AF
REPNx SCASD	FZ AF
REPNx SCASQ	

Table 1-8. REPNE and REPNZ Prefix Opcodes

**Instructions that Cannot Use Repeat Prefixes.** In general, the repeat prefixes should only be used in the string instructions listed in tables 1-6, 1-7, and 1-8 above. For other instructions (mostly SIMD instructions) the 66h, F2h, and F3h prefixes are used as instruction modifiers to extend the instruction encoding space in the 0Fh, 0F\_38h, and 0F\_3Ah opcode maps.

**Optimization of Repeats.** Depending on the hardware implementation, the repeat prefixes can have a setup overhead. If the repeated count is variable, the overhead can sometimes be avoided by substituting a simple loop to move or store the data. Repeated string instructions can be expanded into equivalent sequences of inline loads and stores or a sequence of stores can be used to emulate a REP STOS.

For repeated string moves, performance can be maximized by moving the largest possible operand size. For example, use REP MOVSD rather than REP MOVSW and REP MOVSW rather than REP MOVSB. Use REP STOSD rather than REP STOSW and REP STOSW rather than REP MOVSB.

Depending on the hardware implementation, string moves with the direction flag (DF) cleared to 0 (up) may be faster than string moves with DF set to 1 (down). DF = 1 is only needed for certain cases of overlapping REP MOVS, such as when the source and the destination overlap.

# 1.2.7 REX Prefix


The REX prefix, available in 64-bit mode, enables use of the AMD64 register and operand size extensions. Unlike the legacy instruction modification prefixes, REX is not a single unique value, but occupies a range (40h to 4Fh). Figure 1-1 on page 2 shows how the REX prefix fits within the encoding syntax of instructions.

The REX prefix enables the following features in 64-bit mode:

• Use of the extended GPR (Figure 2-3 on page 39) and YMM/XMM registers (Figure 2-8 on page 44).

- Use of the 64-bit operand size when accessing GPRs.
- Use of the extended control and debug registers, as described in Section 2.4 "Registers" in Volume 2.
- Use of the uniform byte registers (AL–R15).

REX contains five fields. The upper nibble is unique to the REX prefix and identifies it is as such. The lower nibble is divided into four 1-bit fields (W, R, X, and B). See below for a discussion of these fields.Figure 1-3 below shows the format of the REX prefix. Since each bit of the lower nibble can be a 1 or a 0, REX spans one full row of the primary opcode map occupying entries 40h through 4Fh.



v3\_REX\_byte\_format.eps

Figure 1-3. REX Prefix Format

A REX prefix is normally required with an instruction that accesses a 64-bit GPR or one of the extended GPR or YMM/XMM registers. A few instructions have an operand size that defaults to (or is fixed at) 64 bits in 64-bit mode, and thus do not need a REX prefix. These instructions are listed in Table 1-9 below.

POP reg/mem
POP reg
POP FS
POP GS
POPF, POPFD, POPFQ
PUSH imm8
PUSH imm32
PUSH reg/mem
PUSH reg
PUSH FS
PUSH GS
PUSHF, PUSHFD, PUSHFQ
RET (Near)
•

Table 1-9. Instructions Not Requiring REX Prefix in 64-Bit Mode

An instruction may have only one REX prefix which must immediately precede the opcode or first escape byte in the instruction encoding. The use of a REX prefix in an instruction that does not access an extended register is ignored. The instruction-size limit of 15 bytes applies to instructions that contain a REX prefix.

### Implications for INC and DEC Instructions

The REX prefix values are taken from the 16 single-byte INC and DEC instructions, one for each of the eight legacy GPRs. Therefore, these single-byte opcodes for INC and DEC are not available in 64-bit mode, although they are available in legacy and compatibility modes. The functionality of these INC and DEC instructions is still available in 64-bit mode, however, using the ModRM forms of those instructions (opcodes FF /0 and FF /1).

# 1.2.8 VEX and XOP Prefixes

The extended instruction encoding syntax, available in protected and long modes, provides one 2-byte and three 3-byte escape sequences introduced by either the VEX or XOP prefixes. These multi-byte sequences not only select opcode maps, they also provide instruction modifiers similar to, but in lieu of, the REX prefix.

The 2-byte escape sequence initiated by the VEX C5h prefix implies a map\_select encoding of 1. The three-byte escape sequences, initiated by the VEX C4h prefix or the XOP (8Fh) prefix, select the target opcode map explicitly via the VEX/XOP.map\_select field. The five-bit VEX.map\_select field allows the selection of one of 31 different opcode maps (opcode map 00h is reserved). The XOP.map\_select field is restricted to the range 08h – 1Fh and thus can only select one of 24 different opcode maps.

The VEX and XOP escape sequences contain fields that extend register addressing to a total of 16, increase the operand specification capability to four operands, and modify the instruction operation.

The extended SSE instruction subsets AVX, AES, CLMU, FMA, FMA4, and XOP and a few non-SSE instructions utilize the extended encoding syntax. See "Encoding Using the VEX and XOP Prefixes" on page 29 for details on the encoding of the two- and three-byte extended escape sequences.

# 1.3 Opcode

The *opcode* is a single byte that specifies the basic operation of an instruction. In some cases, it also specifies the operands for the instruction. Every instruction requires an opcode. The correspondence between the binary value of the opcode and the operation it represents is defined by a table called an *opcode map*. As discussed in the previous sections, the legacy prefixes 66h, F2h, and F3h and other fields within the instruction encoding may be used to modify the operation encoded by the opcode.

The affect of the presence of a 66h, F2h, or F3h prefix on the operation performed by the opcode is represented in the opcode map by additional rows in the table indexed by the applicable prefix. The 3-bit reg and r/m fields of the ModRM byte ("ModRM and SIB Bytes" on page 17) are used as well in the encoding of certain instructions. This is represented in the opcode maps via instruction group tables that detail the modifications represented via the extra encoding bits. See Section A.1, "Opcode Maps" of Appendix A for examples.

Even though each instruction has a unique opcode map and opcode, assemblers often support multiple alternate mnemonics for the same instruction to improve the readability of assembly language code.

The 64-bit floating-point 3DNow! instructions utilize the two-byte escape sequence 0Fh, 0Fh to select the 3DNow! opcode map. For these instructions the opcode is encoded in the immediate field at the end of the instruction encoding.

For details on how the opcode byte encodes the basic operation for specifc instructions, see Section A.1, "Opcode Maps" of Appendix A

# 1.4 ModRM and SIB Bytes

The ModRM byte is optional depending on the instruction. When present, it follows the opcode and is used to specify:

- two register-based operands, or
- one register-based operand and a second memory-based operand and an addressing mode.

In the encoding of some instructions, fields within the ModRM byte are repurposed to provide additional opcode bits used to define the instruction's function.

The ModRM byte is partitioned into three fields—*mod, reg*, and *r/m*. Normally the reg field specifies a register-based operand and the mod and r/m fields used together specify a second operand that is either register-based or memory-based. The addressing mode is also specified when the operand is memory-based.

In 64-bit mode, the REX.R and REX.B bits augment the reg and r/m fields respectively allowing the specification of twice the number of registers.

# 1.4.1 ModRM Byte Format

Figure 1-4 below shows the format of a ModRM byte.




Figure 1-4. ModRM-Byte Format

Depending on the addressing mode, the SIB byte may appear after the ModRM byte. SIB is used in the specification of various forms of indexed register-indirect addressing. See the following section for details.

**ModRM.mod** (Bits[7:6]). The mod field is used with the r/m field to specify the addressing mode for an operand. ModRM.mod = 11b specifies the register-direct addressing mode. In the register-direct mode, the operand is held in the specified register. ModRM.mod values less than 11b specify registerindirect addressing modes. In register-indirect addressing modes, values held in registers along with an optional displacement specified in the instruction encoding are used to calculate the address of a memory-based operand. Other encodings of the 5 bits  $\{mod, r/m\}$  are discussed below.

ModRM.reg (Bits[5:3]). The reg field is used to specify a register-based operand, although for some instructions, this field is used to extend the operation encoding. The encodings for this field are shown in Table 1-10 below.

**ModRM.r/m (Bits[2:0]).** As stated above, the r/m field is used in combination with the mod field to encode 32 different operand specifications (See Table 1-14 on page 21). The encodings for this field are shown in Table 1-10 below.

Encoded value (binary)	ModRM.reg <sup>1</sup>	ModRM.r/m (mod = 11b) <sup>1</sup>	ModRM.r/m (mod ≠ 11b) <sup>2</sup>
000	rAX, MMX0, XMM0, YMM0	rAX, MMX0, XMM0, YMM0	[rAX]
001	rCX, MMX1, XMM1, YMM1	rCX, MMX1, XMM1, YMM1	[rCX]
010	rDX, MMX2, XMM2, YMM2	rDX, MMX2, XMM2, YMM2	[rDX]
011	rBX, MMX3, XMM3, YMM3	rBX, MMX3, XMM3, YMM3	[rBX]
100	AH, rSP, MMX4, XMM4, YMM4	AH, rSP, MMX4, XMM4, YMM4	SIB <sup>3</sup>
101	CH, rBP, MMX5, XMM5, YMM5	CH, rBP, MMX5, XMM5, YMM5	[rBP] <sup>4</sup>
110	DH, rSI, MMX6, XMM6, YMM6	DH, rSI, MMX6, XMM6, YMM6	[rSI]
111	BH, rDI, MMX7, XMM7, YMM7	BH, rDI, MMX7, XMM7, YMM7	[rDI]

Table 1-10. ModRM.reg and .r/m Field Encodings

Notes:

1. Specific register used is instruction-dependent.

2. mod = 01 and mod = 10 include an offset specified by the instruction displacement field. The notation [\*] signifies that the specified register holds the address of the operand.

Indexed register-indirect addressing. SIB byte follows ModRM byte. See following section for SIB encoding. 4. For mod = 00b and r/m = 101b, the ModRM byte is followed by a SIB byte and the contents of the SIB base field is used to specify eight different addressing modes. See Table Table 1-13 on page 20. For mod = [01b,

10b], r/m = 101b specifies the base + offset addressing mode with [rBP] as the base.

Similar to the reg field, r/m is used in some instructions to extend the operation encoding.

#### 1.4.2 SIB Byte Format


The SIB byte has three fields—*scale, index,* and *base*—that define the scale factor, index-register number, and base-register number for the 32-bit and 64-bit indexed register-indirect addressing modes.

The basic formula for computing the effective address of a memory-based operand using the indexed register-indirect address modes is:

#### effective\_address = scale \* index + base + offset

Specific variants of this addressing mode set one or more elements of the sum to zero.

Figure 1-5 below shows the format of the SIB byte.



#### Figure 1-5. SIB Byte Format

**SIB.scale (Bits[7:6]).** The scale field is used to specify the scale factor used in computing the scale\*index portion of the effective address. In normal usage scale represents the size of data elements in an array expressed in number of bytes. SIB.scale is encoded as shown in Table 1-11 below.

Encoded value (binary)	scale factor
00	1
01	2
10	4
11	8

**SIB.index (Bits[5:3]).** The index field is used to specify the register containing the index portion of the indexed register-indirect effective address. SIB.index is encoded as shown in Table 1-12 below.

**SIB.base (Bits[2:0]).** The base field is used to specify the register containing the base address portion of the indexed register-indirect effective address. SIB.base is encoded as shown in Table 1-12 below.

Encoded value (binary)	SIB.index	SIB.base
000	[rAX]	[rAX]
001	[rCX]	[rCX]
010	[rDX]	[rDX]
011	[rBX]	[rBX]
100	(none) <sup>1</sup>	[rSP]
101	[rBP]	[rBP], (none) <sup>2</sup>
110	[rSI]	DH, [rSI]
111	[rDl]	BH, [rDI]

Table 1-12. SIB.index and .base Field Encodings

1. Register specification is null. The scale\*index portion of the indexed register-indirect effective address is set to 0.

2. If ModRM.mod = 00b, the register specification is null. The base portion of the indexed register-indirect effective address is set to 0. Otherwise, base encodes the rBP register as the source of the base address used in the effective address calculation.

Table 1-13.SIB.base encodings for ModRM.r/m = 100b

	SIB base Field							
mod	000	001 010 011 100 101 110					111	
00						disp32		
01	[rAX]	[rCX]	[rDX]	[rBX]	[rSP]	[rBP]+disp8	[rSI]	[rDI]
10						[rBP]+disp32		
11	(not applicable)							

More discussion of operand addressing follows in the next two sections.

### 1.4.3 Operand Addressing in Legacy 32-bit and Compatibility Modes

The mod and r/m fields of the ModRM byte provide a total of five bits used to encode 32 operand specification and memory addressing modes. Table 1-14 below shows these encodings.

•		
ModRM.mod	ModRM.r/m	Register / Effective Address
	000	[rAX]
	001	[rCX]
	010	[rDX]
00	011	[rBX]
00	100	SIB <sup>1</sup>
	101	disp32
	110	[rSI]
	111	[rDI]
	000	[rAX]+disp8
	001	[rCX]+disp8
01	010	[rDX]+disp8
	011	[rBX]+disp8
	100	SIB+disp8 <sup>2</sup>
	101	[rBP]+disp8
	110	[rSI]+disp8
	111	[rDI]+disp8
	000	[rAX]+disp32
	001	[rCX]+disp32
	010	[rDX]+disp32
10	011	[rBX]+disp32
10	100	SIB+disp32 <sup>3</sup>
	101	[rBP]+disp32
	110	[rSI]+disp32
	111	[rDI]+disp32
1. SIB byte scaled_in ModRM.m	follows ModRM dex+base. When nod. See Table 1-	
		byte. Effective address is calculated usi

Table 1-14. Operand Addressing Using ModRM and SIB Bytes

SIB byte follows ModRM byte. Effective address is calculated using scaled\_index+base+8-bit\_offset. One-byte Displacement field provides the offset.
 SIB byte follows ModRM byte. Effective address is calculated using

3. SIB byte follows ModRM byte. Effective address is calculated using scaled\_index+base+32-bit\_offset. Four-byte Displacement field provides the offset.

ModRM.mod	ModRM.r/m	Register / Effective Address					
	000	AL/rAX/MMX0/XMM0/YMM0					
	001	CL/rCX/MMX1/XMM1/YMM1					
	010	DL/rDX/MMX2/XMM2/YMM2					
44	011	BL/rBX/MMX3/XMM3/YMM3					
11	100	AH/SPL/rSP/MMX4/XMM4/YMM4					
	101	CH/BPL/rBP/MMX5/XMM5/YMM5					
	110	DH/SIL/rSI/MMX6/XMM6/YMM6					
	111	BH/DIL/rDI/MMX7/XMM7/YMM7					
Notes:							
0. In the follo	owing notes, scale	d_index = SIB.index * (1 << SIB.scale).					
scaled_in	<ol> <li>SIB byte follows ModRM byte. Effective address is calculated using scaled_index+base. When SIB.base = 101b, addressing mode depends on ModRM.mod. See Table 1-13 above.</li> </ol>						
	B byte follows ModRM byte. Effective address is calculated using aled_index+base+8-bit_offset. One-byte Displacement field provides the fset.						
		byte. Effective address is calculated using offset. Four-byte Displacement field provides the					

#### Table 1-14. Operand Addressing Using ModRM and SIB Bytes (continued)

Note that the addressing mode mod = 11b is a register-direct mode, that is, the operand is contained in the specified register, while the modes mod = [00b:10b] specify different addressing modes for a memory-based operand.

For mod = 11b, the register containing the operand is specified by the r/m field. For the other modes (mod = [00b:10b]), the mod and r/m fields are combined to specify the addressing mode for the memory-based operand. Most are register-indirect addressing modes meaning that the address of the memory-based operand is contained in the register specified by r/m. For these register-indirect modes, mod = 01b and mod = 10b include an offset encoded in the displacement field of the instruction.

The encodings {mod  $\neq$  11b, r/m = 100b} specify the *indexed register-indirect* addressing mode in which the target address is computed using a combination of values stored in registers and a scale factor encoded directly in the SIB byte. For these addressing modes the effective address is given by the formula:

#### effective\_address = scale \* index + base + offset

Scale is encoded in SIB.scale field. Index is contained in the register specified by SIB.index field and base is contained in the register specified by SIB.base field. Offset is encoded in the displacement field of the instruction using either one or four bytes.

If  $\{mod, r/m\} = 00100b$ , the offset portion of the formula is set to 0. For  $\{mod, r/m\} = 01100b$  and  $\{mod, r/m\} = 10100b$ , offset is encoded in the one- or 4-byte displacement field of the instruction.

Finally, the encoding  $\{mod, r/m\} = 00101b$  specifies an absolute addressing mode. In this mode, the address is provided directly in the instruction encoding using a 4-byte displacement field. In 64-bit mode this addressing mode is changed to RIP-relative (see "RIP-Relative Addressing" on page 24).

# 1.4.4 Operand Addressing in 64-bit Mode

AMD64 architecture doubles the number of GPRs and increases their width to 64-bits. It also doubles the number of YMM/XMM registers. In order to support the specification of register operands contained in the eight additional GPRs or YMM/XMM registers and to make the additional GPRs available to hold addresses to be used in the addressing modes, the REX prefix provides the R, X, and B bit fields to extend the reg, r/m, index, and base fields of the ModRM and SIB bytes in the various operand addressing modes to four bits. A fourth REX bit field (W) allows instruction encodings to specify a 64-bit operand size.

Table 1-15 below and the sections that follow describe each of these bit fields.

Mnemonic	Bit Position(s)	Definition
	7:4	0100 (4h)
REX.W	3	0 = Default operand size 1 = 64-bit operand size
REX.R	2	1-bit (msb) extension of the ModRM <i>reg</i> field <sup>1</sup> , permitting access to 16 registers.
REX.X	1	1-bit (msb) extension of the SIB <i>index</i> field <sup>1</sup> , permitting access to 16 registers.
REX.B	0	1-bit (msb) extension of the ModRM <i>r/m</i> field <sup>1</sup> , SIB <i>base</i> field <sup>1</sup> , or opcode <i>reg</i> field, permitting access to 16 registers.
Notes: 1. For a desc page 17.	ription of the ModRN	/ and SIB bytes, see "ModRM and SIB Bytes" on

Table 1-15. REX Prefix-Byte Fields

**REX.W: Operand width (Bit 3).** Setting the REX.W bit to 1 specifies a 64-bit operand size. Like the existing 66h operand-size override prefix, the REX 64-bit operand-size override has no effect on byte operations. For non-byte operations, the REX operand-size override takes precedence over the 66h prefix. If a 66h prefix is used together with a REX prefix that has the W bit set to 1, the 66h prefix is ignored. However, if a 66h prefix is used together with a REX prefix that has the W bit cleared to 0, the 66h prefix is not ignored and the operand size becomes 16 bits.

**REX.R: Register field extension (Bit 2).** The REX.R bit adds a 1-bit extension (in the most significant bit position) to the ModRM.reg field when that field encodes a GPR, YMM/XMM, control, or debug register. REX.R does not modify ModRM.reg when that field specifies other registers or is used to extend the opcode. REX.R is ignored in such cases.

**REX.X: Index field extension (Bit 1).** The REX.X bit adds a 1-bit (msb) extension to the SIB.index field. See "ModRM and SIB Bytes" on page 17.

**REX.B: Base field extension (Bit 0).** The REX.B bit adds a 1-bit (msb) extension to either the ModRM.r/m field to specify a GPR or XMM register, or to the SIB.base field to specify a GPR. (See Table 2-2 on page 56 for more about the B bit.)

# 1.5 Displacement Bytes

A *displacement* (also called an *offset*) is a signed value that is added to the base of a code segment (absolute addressing) or to an instruction pointer (relative addressing), depending on the addressing mode. The size of a displacement is 1, 2, or 4 bytes. If an addressing mode requires a displacement, the bytes (1, 2, or 4) for the displacement follow the opcode, ModRM, or SIB byte (whichever comes last) in the instruction encoding.

In 64-bit mode, the same ModRM and SIB encodings are used to specify displacement sizes as those used in legacy and compatibility modes. However, the displacement is sign-extended to 64 bits during effective-address calculations. Also, in 64-bit mode, support is provided for some 64-bit displacement and immediate forms of the MOV instruction. See "Immediate Operand Size" in Volume 1 for more information on this.

# 1.6 Immediate Bytes

An *immediate* is a value—typically an operand value—encoded directly into the instruction. Depending on the opcode and the operating mode, the size of an immediate operand can be 1, 2, 4, or 8 bytes. 64-bit immediates are allowed in 64-bit mode on MOV instructions that load GPRs, otherwise they are limited to 4 bytes. See "Immediate Operand Size" in Volume 1 for more information.

If an instruction takes an immediate operand, the bytes (1, 2, 4, or 8) for the immediate follow the opcode, ModRM, SIB, or displacement bytes (whichever come last) in the instruction encoding. Some 128-bit media instructions use the immediate byte as a condition code.

# 1.7 RIP-Relative Addressing

In 64-bit mode, addressing relative to the contents of the 64-bit instruction pointer (program counter)—called RIP-relative addressing or PC-relative addressing—is implemented for certain instructions. In such cases, the effective address is formed by adding the displacement to the 64-bit RIP of the next instruction.

In the legacy x86 architecture, addressing relative to the instruction pointer is available only in controltransfer instructions. In the 64-bit mode, any instruction that uses ModRM addressing can use RIPrelative addressing. This feature is particularly useful for addressing data in position-independent code and for code that addresses global data. Without RIP-relative addressing, ModRM instructions address memory relative to zero. With RIP-relative addressing, ModRM instructions can address memory relative to the 64-bit RIP using a signed 32-bit displacement. This provides an offset range of  $\pm 2$  Gbytes from the RIP.

Programs usually have many references to data, especially global data, that are not register-based. To load such a program, the loader typically selects a location for the program in memory and then adjusts program references to global data based on the load location. RIP-relative addressing of data makes this adjustment unnecessary.

# 1.7.1 Encoding

Table 1-16 shows the ModRM and SIB encodings for RIP-relative addressing. Redundant forms of 32-bit displacement-only addressing exist in the current ModRM and SIB encodings. There is one ModRM encoding with several SIB encodings. RIP-relative addressing is encoded using one of the redundant forms. In 64-bit mode, the ModRM *disp32* (32-bit displacement) encoding ( $\{mod,r/m\} = 00101b$ ) is redefined to be *RIP* + *disp32* rather than displacement-only.

ModRM	SIB	Legacy and Compatibility Modes	64-bit Mode	Additional 64-bit Implications				
<ul> <li>mod = 00</li> <li>r/m = 101</li> </ul>	not present	disp32	RIP + disp32	Zero-based (normal) displacement addressing must use SIB form (see next row).				
<ul> <li>mod = 00</li> <li>r/m = 100<sup>1</sup></li> </ul>	<ul> <li>base = 101<sup>2</sup></li> <li>index = 100<sup>3</sup></li> <li>scale = xx</li> </ul>		Same as Legacy	None				
Notes:         1. Encodes the indexed register-indirect addressing mode with 32-bit offset.         2. Base register specification is null (base portion of effective address calculation is set to 0)         3. index register specification is null (scale*index portion of effective address calculation is set to 0)								

 Table 1-16.
 Encoding for RIP-Relative Addressing

# 1.7.2 REX Prefix and RIP-Relative Addressing

ModRM encoding for RIP-relative addressing does not depend on a REX prefix. In particular, the r/m encoding of 101, used to select RIP-relative addressing, is not affected by the REX prefix. For example, selecting R13 (REX.B = 1, r/m = 101) with mod = 00 still results in RIP-relative addressing.

The four-bit r/m field of ModRM is not fully decoded. Therefore, in order to address R13 with no displacement, software must encode it as R13 + 0 using a one-byte displacement of zero.

# 1.7.3 Address-Size Prefix and RIP-Relative Addressing

RIP-relative addressing is enabled by 64-bit mode, not by a 64-bit address-size. Conversely, use of the address-size prefix ("Address-Size Override Prefix" on page 9) does not disable RIP-relative

addressing. The effect of the address-size prefix is to truncate and zero-extend the computed effective address to 32 bits, like any other addressing mode.

# 1.8 Encoding Considerations Using REX

Figure 1-6 on page 28 shows four examples of how the R, X, and B bits of the REX prefix are concatenated with fields from the ModRM byte, SIB byte, and opcode to specify register and memory addressing.

# 1.8.1 Byte-Register Addressing

In the legacy architecture, the byte registers (AH, AL, BH, BL, CH, CL, DH, and DL, shown in Figure 2-2 on page 38) are encoded in the ModRM reg or r/m field or in the opcode *reg* field as registers 0 through 7. The REX prefix provides an additional byte-register addressing capability that makes the least-significant byte of any GPR available for byte operations (Figure 2-3 on page 39). This provides a uniform set of byte, word, doubleword, and quadword registers better suited for register allocation by compilers.

# 1.8.2 Special Encodings for Registers

Readers who need to know the details of instruction encodings should be aware that certain combinations of the ModRM and SIB fields have special meaning for register encodings. For some of these combinations, the instruction fields expanded by the REX prefix are not decoded (treated as don't cares), thereby creating aliases of these encodings in the extended registers. Table 1-17 on page 27 describes how each of these cases behaves.

ModRM and SIB Encodings <sup>2</sup>	Meaning in Legacy and Compatibility Modes	Implications in Legacy and Compatibility Modes	Additional REX Implications
ModRM Byte: • mod ≠ 11 • r/m <sup>1</sup> = 100 (ESP)	SIB byte is present.	SIB byte is required for ESP-based addressing.	REX prefix adds a fourth bit (b), which is decoded and modifies the base register in the SIB byte. Therefore, the SIB byte is also required for R12- based addressing.
ModRM Byte: • mod = 00 • r/m <sup>1</sup> = x101 (EBP)	Base register is not used.	Using EBP without a displacement must be done by setting mod = 01 with a displacement of 0 (with or without an index register).	REX prefix adds a fourth bit (x), which is not decoded (don't care). Therefore, using RBP or R13 without a displacement must be done via mod = 01 with a displacement of 0.
SIB Byte: • index <sup>1</sup> = x100 (ESP)	Index register is not used.	ESP cannot be used as an index register.	REX prefix adds a fourth bit (x), which is decoded. Therefore, there are no additional implications. The expanded index field is used to distinguish RSP from R12, allowing R12 to be used as an index.
SIB Byte: • base = b101 (EBP) • ModRM.mod = 00	Base register is not used if ModRM.mod = 00.	Base register depends on mod encoding. Using EBP with a scaled index and without a displacement must be done by setting mod = 01 with a displacement of 0.	REX prefix adds a fourth bit (b), which is not decoded (don't care). Therefore, using RBP or R13 without a displacement must be done via mod = 01 with a displacement of 0 (with or without an index register).

Table 1-17. Special REX Encodings for Regi
--

Notes:

 The REX-prefix bit is shown in the fourth (most-significant) bit position of the encodings for the ModRM r/m, SIB index, and SIB base fields. The lower-case "x" for ModRM r/m (rather than the upper-case "B" shown in Figure 1-6 on page 28) indicates that the REX-prefix bit is not decoded (don't care).

2. For a description of the ModRM and SIB bytes, see "ModRM and SIB Bytes" on page 17.

### **Examples of Operand Addressing Extension Using REX**

Case 1: Register-Register Addressing (No Memory Operand) ModRM Byte Opcode **REX Prefix** mod reg r/m REX.X is not used 4WRXB 11 rrr bbb Δ 4 Rrrr Bbbb Case 2: Memory Addressing Without an SIB Byte ModRM Byte mod reg **REX Prefix** Opcode r/m REX.X is not used 4WRXB !11 rrr bbb ModRM reg field != 100 ∤4 4 Bbbb Rrrr Case 3: Memory Addressing With an SIB Byte SIB Byte ModRM Byte **REX** Prefix scale index base Opcode mod reg r/m 4WRXB !11 100 bb | xxx | bbb rrr 4 ∤4 4 Rrrr Xxxx Bbbb Case 4: Register Operand Coded in Opcode Byte **REX Prefix** op reg REX.R is not used 4WRXB bbb REX.X is not used ∤4



Bbbb

v3\_REX\_reg\_addr.eps

# 1.9 Encoding Using the VEX and XOP Prefixes

An extended escape sequence is introduced by an encoding escape prefix which establishes the context and the format of the bytes that follow. The currently defined prefixes fall in two classes: the XOP and the VEX prefixes (of which there are two). The XOP prefix and the VEX C4h prefix introduce a three byte sequence with identical syntax, while the VEX C5h prefix introduces a two-byte escape sequence with a different syntax.

These escape sequences supply fields used to extend operand specification as well as provide for the selection of alternate opcode maps. Encodings support up to two additional operands and the addressing of the extended (beyond 7) registers. The specification of two of the operands is accomplished using the legacy ModRM and optional SIB bytes with the reg, r/m, index, and base fields extended by one bit in a manner analogous to the REX prefix.

The encoding of the extended SSE instructions utilize extended escape sequences. XOP instructions use three-byte escape sequences introduced by the XOP prefix. The AVX, FMA, FMA4, and CLMUL instruction subsets use three-byte or two-byte escape sequences introduced by the VEX prefixes.

### 1.9.1 Three-Byte Escape Sequences

All the extended instructions can be encoded using a three-byte escape sequence, but certain VEXencoded instructions that comply with the constraints described below in Section 1.9.2, "Two-Byte Escape Sequence" can also utilize a two-byte escape sequence. Figure 1-7 below shows the format of the three-byte escape sequence which is common to the XOP and VEX-based encodings.

	Byte 0					Byt	te 1				Byt	e 2			
7		0	7	6	5	4		0	7	6		3	2	1	0
	Encoding escape prefix		R	Х	В		map_select		W		VVVV		L	р	р

Figure 1-7. VEX/XOP Three-byte Escape Sequence Format

Byte	Bit	Mnemonic	Description
0	[7:0]	VEX, XOP	Value specific to the extended instruction set
1	[7]	R	Inverted one-bit extension of ModRM reg field
	[6]	Х	Inverted one-bit extension of SIB index field
	[5]	В	Inverted one-bit extension, <i>r/m</i> field or SIB <i>base</i> field
	[4:0]	map_select	Opcode map select

Byte	Bit	Mnemonic	Description
2	[7]	W	Default operand size override for a general purpose register to 64-bit size in 64-bit mode; operand configuration specifier for certain YMM/XMM-based operations.
	[6:3]	vvvv	Source or destination register selector, in ones' complement format
	[2]	L	Vector length specifier
	[1:0]	рр	Implied 66, F2, or F3 opcode extension

### Table 1-18. Three-byte Escape Sequence Field Definitions

### Byte 0 (VEX/XOP Prefix)

Byte 0 is the encoding escape prefix byte which introduces the encoding escape sequence and establishes the context for the bytes that follow. The VEX and XOP prefixes have the following encodings:

- VEX prefix is encoded as C4h
- XOP prefix is encoded as 8Fh

#### Byte 1

**VEX/XOP.R (Bit 7).** The bit-inverted equivalent of the REX.R bit. A one-bit extension of the ModRM.reg field in 64-bit mode, permitting access to 16 YMM/XMM and GPR registers. In 32-bit protected and compatibility modes, the value must be 1.

**VEX/XOP.X (Bit 6).** The bit-inverted equivalent of the REX.X bit. A one-bit extension of the SIB.index field in 64-bit mode, permitting access to 16 YMM/XMM and GPR registers. In 32-bit protected and compatibility modes, this value must be 1.

**VEX/XOP.B (Bit 5).** The bit-inverted equivalent of the REX.B bit, available only in the 3-byte prefix format. A one-bit extension of either the ModRM.r/m field, to specify a GPR or XMM register, or of the SIB base field, to specify a GPR. This permits access to all 16 GPR and YMM/XMM registers. In 32-bit protected and compatibility modes, this bit is ignored.

**VEX/XOP.map\_select (Bits [4:0]).** The five-bit map\_select field is used to select an alternate opcode map. The map\_select encoding spaces for VEX and XOP are disjoint. Table 1-19 below lists the encodings for VEX.map\_select and Table 1-20 lists the encodings for XOP.map\_select.

Binary Value	Opcode Map	Analogous Legacy Opcode Map
00000	Reserved	-
00001	VEX opcode map 1	Secondary ("two-byte") opcode map

Table 1-19. VEX.map\_select Encoding

Binary Value	Opcode Map	Analogous Legacy Opcode Map	
00010	VEX opcode map 2	0F_38h ("three-byte") opcode map	
00011	VEX opcode map 3	0F_3Ah ("three-byte") opcode map	
00100 – 11111	Reserved	_	

Table 1-19. VEX.map\_select Encoding

Binary Value	Opcode Map
00000 – 00111	Reserved
01000	XOP opcode map 8
01001	XOP opcode map 9
01010	XOP opcode map 10 (Ah)
01011 – 11111	Reserved

 Table 1-20.
 XOP.map\_select Encoding

AVX instructions are encoded using the VEX opcode maps 1–3. The AVX instruction set includes instructions that provide operations similar to most legacy SSE instructions. For those AVX instructions that have an analogous legacy SSE instruction, the VEX opcode maps use the same binary opcode value and modifiers as the legacy version. The correspondence between the VEX opcode maps and the legacy opcode maps are shown in Table 1-19 above.

VEX opcode maps 1–3 are also used to encode the FMA4 and FMA instructions. In addition, not all legacy SSE instructions have AVX equivalents. Therefore, the VEX opcode maps are not the same as the legacy opcode maps.

The XOP opcode maps are unique to the XOP instructions. The XOP.map\_select value is restricted to the range [08h:1Fh]. If the value of the XOP.map\_select field is less than 8, the first two bytes of the three-byte XOP escape sequence are interpreted as a form of the POP instruction.

Both legacy and extended opcode maps are covered in detail in Appendix A.

# Byte 2

**VEX/XOP.W (Bit 7).** Function is instruction-specific. The bit is often used to configure source operand order.

**VEX/XOP.vvvv (Bits [6:3]).** Used to specify an additional operand for three and four operand instructions. Encodes an XMM or YMM register in inverted ones' complement form, as shown in Table 1-21.

Binary Value	Register	Binary Value	Register
0000	XMM15/YMM15	1000	XMM07/YMM07
0001	XMM14/YMM14	1001	XMM06/YMM06
0010	XMM13/YMM13	1010	XMM05/YMM05
0011	XMM12/YMM12	1011	XMM04/YMM04
0100	XMM11/YMM11	1100	XMM03/YMM03
0101	XMM10/YMM10	1101	XMM02/YMM02
0110	XMM09/YMM09	1110	XMM01/YMM01
0111	XMM08/YMM08	1111	XMM00/YMM00

Values 0000h to 0111h are not valid in 32-bit modes. vvvv is typically used to encode the first source operand, but for the VPSLLDQ, VPSRLDQ, VPSRLW, VPSRLD, VPSRLQ, VPSRAW, VPSRAD, VPSLLW, VPSLLD, and VPSLLQ shift instructions, the field specifies the destination register.

**VEX/XOP.L (Bit 2).** L = 0 specifies 128-bit vector length (XMM registers/128-bit memory locations). L=1 specifies 256-bit vector length (YMM registers/256-bit memory locations). For SSE or XOP instructions with scalar operands, the L bit is ignored. Some vector SSE instructions support only the 128 bit vector size. For these instructions, L is cleared to 0.

**VEX/XOP.pp (Bits [1:0]).** Specifies an implied 66h, F2h, or F3h opcode extension which is used in a way analogous to the legacy instruction encodings to extend the opcode encoding space. The correspondence between the encoding of the VEX/XOP.pp field and its function as an opcode modifier is shown in Table 1-22. The legacy prefixes 66h, F2h, and F3h are not allowed in the encoding of extended instructions.

-		
	Binary Value	Implied Prefix
	00	None
	01	66h
	10	F3h
	11	F2h

### Table 1-22. VEX/XOP.pp Encoding

### 1.9.2 Two-Byte Escape Sequence

All VEX-encoded instructions can be encoded using the three-byte escape sequence, but certain instructions can also be encoded utilizing a more compact, two-byte VEX escape sequence. The format of the two-byte escape sequence is shown in Figure 1-8 below.




Figure 1-8. VEX Two-byte Escape Sequence Format

Prefix Byte	Bit	Mnemonic	Description
0	[7:0]	VEX	VEX 2-byte encoding escape prefix
1	[7]	R	Inverted one-bit extension of ModRM.reg field
	[6:3]	vvvv	Source or destination register selector, in ones' complement format.
	[2]	L	Vector length specifier
	[1:0]	рр	Implied 66, F2, or F3 opcode extension.

Table 1-23. VEX Two-byte Escape Sequence Field Definitions

# Byte 0 (VEX Prefix)

The VEX prefix for the two-byte escape sequence is encoded as C5h.

#### Byte 1

Note that the bit 7 of this byte is used to encode VEX.R instead of VEX.W as in the three-byte escape sequence form. The R, vvvv, L, and pp fields are defined as in the three-byte escape sequence.

When the two-byte escape sequence is used, specific fields from the three-byte format take on fixed values as shown in Table 1-24 below.

VEX Field	Value
Х	1
В	1
W	0
map_select	00001b

Table 1-24. Fixed Field Values for VEX 2-Byte Format

Although they may be encoded using the VEX three-byte escape sequence, all instructions that conform with the constraints listed in Table 1-24 may be encoded using the two-byte escape sequence. Note that the implied value of map\_select is 00001b, which means that only instructions included in the VEX opcode map 1 may be encoded using this format.

VEX-encoded instructions that use the other defined values of map\_select (00010b and 00011b) cannot be encoded using this a two-byte escape sequence format. Note that the VEX.pp field value is

AMD64 Technology

explicitly encoded in this form and can be used to specify any of the implied legacy prefixes as defined in Table 1-22.

# 2 Instruction Overview

# 2.1 Instruction Groups

For easier reference, the instruction descriptions are divided into five groups based on usage. The following sections describe the function, mnemonic syntax, opcodes, affected flags, and possible exceptions generated by all instructions in the AMD64 architecture:

- *Chapter 3, "General-Purpose Instruction Reference"*—The general-purpose instructions are used in basic software execution. Most of these load, store, or operate on data in the general-purpose registers (GPRs), in memory, or in both. Other instructions are used to alter sequential program flow by branching to other locations within the program or to entirely different programs.
- *Chapter 4, "System Instruction Reference"*—The system instructions establish the processor operating mode, access processor resources, handle program and system errors, and manage memory.
- "SSE Instruction Reference" in Volume 4—The Streaming SIMD Extensions (SSE) instructions load, store, or operate on data located in the YMM/XMM registers. These instructions define both vector and scalar operations on floating-point and integer data types. They include the SSE and SSE2 instructions that operate on the YMM/XMM registers. Some of these instructions convert source operands in YMM/XMM registers to destination operands in GPR, MMX, or x87 registers or otherwise affect YMM/XMM state.
- "64-Bit Media Instruction Reference" in Volume 5—The 64-bit media instructions load, store, or operate on data located in the 64-bit MMX registers. These instructions define both vector and scalar operations on integer and floating-point data types. They include the legacy MMX<sup>TM</sup> instructions, the 3DNow!<sup>TM</sup> instructions, and the AMD extensions to the MMX and 3DNow! instruction sets. Some of these instructions convert source operands in MMX registers to destination operands in GPR, YMM/XMM, or x87 registers or otherwise affect MMX state.
- "*x87 Floating-Point Instruction Reference*" *in Volume 5*—The x87 instructions are used in legacy floating-point applications. Most of these instructions load, store, or operate on data located in the x87 ST(0)–ST(7) stack registers (the FPR0–FPR7 physical registers). The remaining instructions within this category are used to manage the x87 floating-point environment.

The description of each instruction covers its behavior in all operating modes, including legacy mode (real, virtual-8086, and protected modes) and long mode (compatibility and 64-bit modes). Details of certain kinds of complex behavior—such as control-flow changes in CALL, INT, or FXSAVE instructions—have cross-references in the instruction-detail pages to detailed descriptions in volumes 1 and 2.

Two instructions—CMPSD and MOVSD—use the same mnemonic for different instructions. Assemblers can distinguish them on the basis of the number and type of operands with which they are used.

# 2.2 Reference-Page Format

Figure 2-1 on page 37 shows the format of an instruction-detail page. The instruction mnemonic is shown in bold at the top-left, along with its name. In this example, *POPFD* is the mnemonic and *POP* to *EFLAGS Doubleword* is the name. Next, there is a general description of the instruction's operation. Many descriptions have cross-references to more detail in other parts of the manual.

Beneath the general description, the mnemonic is shown again, together with the related opcode(s) and a description summary. Related instructions are listed below this, followed by a table showing the flags that the instruction can affect. Finally, each instruction has a summary of the possible exceptions that can occur when executing the instruction. The columns labeled "Real" and "Virtual-8086" apply only to execution in legacy mode. The column labeled "Protected" applies both to legacy mode and long mode, because long mode is a superset of legacy protected mode.

The 128-bit and 64-bit media instructions also have diagrams illustrating the operation. A few instructions have examples or pseudocode describing the action.

Mnemonic and a	ny op	berar	nds				Орсо	de	•								D	esc	crip	tion	of op	oeratio	n	
	24594	t Rei	/. 3.07	Sej	oteml	ber 200	3									AMD6		<b>MD</b>	_					
	- AAI	м					ASC	11	Adju	st Af	iter l	Mult	tiply	,										
	AH ( AH = AL = In m by co	(most (AL/ (AL ost n oding	sign 10d) mod noder the	ifica 10d) rn as inst	ant) ssem ruct	and A blers ion d	L (lea , the A rectly	st .A	er fron signifi M inst binar	ructi y, it c	) regi on ac can ac	sters ljust djust	s to to a	g the base-3 ny ba	foll 10 va 1se s	owin dues pecif	g for Hov	muli veve oy tł	la: er, he				_	
	octal	l, D40	)Ah f	for d	ecin	ial, a	nd D40	C	nto th h for d e genei	uode	cima	l (ba	se 12	).	-			8h fe	or					
	Mnem	onic					Opcode		De	scriptio	n													
	-AAM						D4 0A				pair of u			) values	in AH	and AL	. <u>.</u>							
	(Non	e)					D4 ib		Cr	reate a j	n 64-bit pair of u n 64-bit	unpack	ed valu	es to th	e imm	ediate	byte ba	ise.						
	Relat	ed Ins	structi	ions											Г							is eith g on th		
		, AA	-														CICC	arec	u, t	Jepe	nuniç	, on u		55un
	rFLA	GS Aff	ected	I															_					
	ID	VIP	VIF	AC	VN	I RF	NT		IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	C						
	21	20	19	18	17	16	14		13-12	U 11	10	9	8	M 7	M 6	U 4	M 2	0	_					
									set to 1 or										_					
	-Excep	otions																						
		Except	tion	I	Real	Virtual 8086	Protect	ed				Cau	se of E	xcepti	on									
		e by ze			Х	Х	X		8-bit im					hit ma	da									
	invali	d opco	ae, #U	JU			x		This inst	ruction	i was e	xecute	a in 64	-DIT MC	de.									
									A	AM									63					
Possible exception and causes, by moperation		of		vers	s bo	l" col th leo ng m	gacy			Alph	nabe	tic m	nen	nonio	: loc	ator						1		


## Figure 2-1. Format of Instruction-Detail Pages

## 2.3 Summary of Registers and Data Types

This section summarizes the registers available to software using the five instruction subsets described in "Instruction Groups" on page 35. For details on the organization and use of these registers, see their respective chapters in volumes 1 and 2.

## 2.3.1 General-Purpose Instructions

**Registers.** The size and number of general-purpose registers (GPRs) depends on the operating mode, as do the size of the flags and instruction-pointer registers. Figure 2-2 shows the registers available in legacy and compatibility modes.



513-311.eps

## Figure 2-2. General Registers in Legacy and Compatibility Modes

Figure 2-3 on page 39 shows the registers accessible in 64-bit mode. Compared with legacy mode, registers become 64 bits wide, eight new data registers (R8–R15) are added and the low byte of all 16 GPRs is available for byte operations, and the four high-byte registers of legacy mode (AH, BH, CH, and DH) are not available if the REX prefix is used. The high 32 bits of doubleword operands are zero-extended to 64 bits, but the high bits of word and byte operands are not modified by operations in 64-

## 24594—Rev. 3.21—October 2013

bit mode. The RFLAGS register is 64 bits wide, but the high 32 bits are reserved. They can be written with anything but they read as zeros (RAZ).

		← zero-extended for 32-bit operands	1				
		<ul> <li>not modified for 16-bit operands</li> <li>not modified for 8-bit operands</li> </ul>	1	low  8 bits	16-bit	32-bit	64-bit
	0		AH*	AL	AX	EAX	RAX
	3		BH*	BL	BX	EBX	RBX
	1		CH*	CL	СХ	ECX	RCX
	2		DH*	DL	DX	EDX	RDX
	6			SIL**	SI	ESI	RSI
ō	7			DIL**	DI	EDI	RDI
odin	5			BPL**	BP	EBP	RBP
nco	4			SPL**	SP	ESP	RSP
Register Encoding	8			R8B	R8W	R8D	R8
gist	9			R9B	R9W	R9D	R9
Re	10			R10B	R10W	R10D	R10
	11			R11B	R11W	R11D	R11
	12			R12B	R12W	R12D	R12
	13			R13B	R13W	R13D	R13
	14			R14B	R14W	R14D	R14
	15			R15B	R15W	R15D	R15
		63 32 31 1	6 15 8	70			
		0			RFLAG	S	
					RIP		
		63 32 31		0			
		* Not addressable in REX pr ** Only addressable in REX p					

GPRs\_64b\_mode.eps

Figure 2-3. General Registers in 64-Bit Mode

For most instructions running in 64-bit mode, access to the extended GPRs requires a either a REX instruction modification prefix or extended encoding encoding using the VEX or XOP sequences (page 14).

Figure 2-4 shows the segment registers which, like the instruction pointer, are used by all instructions. In legacy and compatibility modes, all segments are accessible. In 64-bit mode, which uses the flat (non-segmented) memory model, only the CS, FS, and GS segments are recognized, whereas the contents of the DS, ES, and SS segment registers are ignored (the base for each of these segments is assumed to be zero, and neither their segment limit nor attributes are checked). For details, see "Segmented Virtual Memory" in Volume 2.




Figure 2-4. Segment Registers

**Data Types.** Figure 2-5 on page 41 shows the general-purpose data types. They are all scalar, integer data types. The 64-bit (quadword) data types are only available in 64-bit mode, and for most instructions they require a REX instruction prefix.




Figure 2-5. General-Purpose Data Types

## 2.3.2 System Instructions

**Registers.** The system instructions use several specialized registers shown in Figure 2-6 on page 42. System software uses these registers to, among other things, manage the processor's operating environment, define system resource characteristics, and monitor software execution. With the exception of the RFLAGS register, system registers can be read and written only from privileged software.


All system registers are 64 bits wide, except for the descriptor-table registers and the task register, which include 64-bit base-address fields and other fields.

AMD

Control Registers	Extended-Feature-Enable Register	Memory-Typing Registers
CR0	EFER	MTRRcap
CR2		MTRRdefType
CR3	System-Configuration Register	MTRRphysBasen
CR4	SYSCFG	MTRRphysMaskn
CR8		MTRRfixn
	System-Linkage Registers	PAT
Quatara Elega Degistar	STAR	TOP_MEM
System-Flags Register	LSTAR	TOP_MEM2
RFLAGS	CSTAR	
	SFMASK	Performance-Monitoring Register
Debug Registers	FS.base	TSC
DR0	GS.base	PerfEvtSeln
DR1	KernelGSbase	PerfCtrn
DR2	SYSENTER_CS	
DR3	SYSENTER_ESP	Machine-Check Registers
DR6	SYSENTER_EIP	MCG_CAP
DR7		MCG_STAT
	Debug-Extension Registers	MCG_CTL
)	DebugCtl	MCi_CTL
Descriptor-Table Registers	LastBranchFromIP	MCi_STATUS
GDTR	LastBranchToIP	MCi_ADDR
	LastIntFromIP	MCi_MISC
LDTR	LastIntToIP	
Task Register	<u>`</u>	Model-Specific Registe
TR		

Figure 2-6. System Registers

**Data Structures.** Figure 2-7 on page 43 shows the system data structures. These are created and maintained by system software for use in protected mode. A processor running in protected mode uses these data structures to manage memory and protection, and to store program-state information when an interrupt or task switch occurs.





## 2.3.3 SSE Instructions

**Registers.** The SSE instructions operate primarily on 128-bit and 256-bit floating-point vector operands located in the 256-bit YMM/XMM registers. Each 128-bit XMM register is defined as the lower octword of the corresponding YMM register. The number of available YMM/XMM data registers depends on the operating mode, as shown in Figure 2-8 below. In legacy and compatibility modes, eight YMM/XMM registers (YMM/XMM0–7) are available. In 64-bit mode, eight additional YMM/XMM data registers (YMM/XMM8–15) are available. These eight additional registers are addressed via the encoding extensions provided by the REX, VEX, and XOP prefixes.


# AMD

The MXCSR register contains floating-point and other control and status flags used by the 128-bit media instructions. Some 128-bit media instructions also use the GPR (Figure 2-2 and Figure 2-3) and the MMX registers (Figure 2-12 on page 48) or set or clear flags in the rFLAGS register (see Figure 2-2 and Figure 2-3).

255	127	0
	XMM0	YMM0
	XMM1	YMM1
	XMM2	YMM2
	ХММЗ	YMM3
	XMM4	YMM4
	XMM5	YMM5
	XMM6	YMM6
	XMM7	YMM7
	XMM8	YMM8
	ХММ9	YMM9
	XMM10	YMM10
	XMM11	YMM11
	XMM12	YMM12
	XMM13	YMM13
	XMM14	YMM14
	XMM15	YMM15
Ме	dia eXtension Control and Status Register M	XCSR
Available in all modes	31	0
Available only in 64-bit mode		513-314 ymm.eps

## Figure 2-8. SSE Registers

**Data Types.** The SSE instruction set architecture provides support for 128-bit and 256-bit packed floating-point and integer data types as well as integer and floating-point scalars. Figure 2-9 below shows the 128-bit data types. Figure 2-10 on page 46 and Figure 2-11 on page 47 show the 256-bit data types. The floating-point data types include IEEE-754 single precision and double precision types.




25	5	243			19	91	179	)					128
s	exp		significa	and	s	exp			S	ignifica	and		
s	exp	significand	s exp	significand	s	exp		significand	s	exp		significand	
25	5	246	223	214	19	91	182		15	i9	150		128
12	.7	115			63	3	51						0
s	exp		significa	and	s	exp			S	ignifica	and		
s	exp	significand	<sup>s</sup> exp	significand	s	exp		significand	s	exp		significand	
12	27	118	95	86	6	3	54		31		22		0

Vector (Packed) Floating-Point - Double Precision and Single Precision

Vector (Packed) Signed Integer - Double Quadword, Quadword, Doubleword, Word, Byte

s					C	double quadw	/C	ord (octword)						
s		quad	d١	word		:	s			quad	dv	vord		
s	double	eword	double	vord	s	doubl	le	word	s	doub	lew	ord		
s	word	s word	s	word	s	word	s	word	s	word	s	word	s	word
s	s byte						s	byte <sup>s</sup> byte	s	byte <sup>s</sup> byte	s	byte <sup>s</sup> byte	s k	oyte <sup>s</sup> byte
25	55 247 239 231 223 215 207 199 191 183 175 167 159 151 143 135 128													



256-bit datatypes\_a.eps


Figure 2-10. SSE 256-bit Data Types


			-	-	-	double	e quadv	vord (od	tword)						-	
			quad	dword							qua	dword				
	doubleword doubleword								doubleword doubleword							
W	ord	w	ord	w	ord	W	ord	w	ord	w	ord	w	ord	w	ord	
byte	byte	byte	byte	byte byte byte byte				byte	byte	byte	byte	byte	byte	byte	byte	
255 247 239 231 223 215 207 199 191 18							199	191	183	175	167	159	151	143	135 12	

### Vector (Packed) Unsigned Integer - Double Quadword, Quadword, Doubleword, Word, Byte

						double	e quadv	vord (od	tword)						
			qua	dword							qua	dword			
	doubleword doubleword								doub	leword			doub	leword	
w	ord	W	ord	w	ord	W	ord	w	ord	w	ord	w	ord	w	ord
byte	byte	byte	byte	te byte byte byte byte			byte	byte	byte	byte	byte	byte	byte	byte	
127	119	111	103 95 87 79 71				71	63	55	47	39	31	23	15	7

Scalar Floating-Point – Double Precision and Single Precision<sup>1</sup>





Note: 1) A 16 bit Half-Precision Floating-Point Scalar is also defined.


256-bit datatypes\_b.eps

## Figure 2-11. SSE 256-Bit Data Types (Continued)

## 2.3.4 64-Bit Media Instructions

**Registers.** The 64-bit media instructions use the eight 64-bit MMX registers, as shown in Figure 2-12. These registers are mapped onto the x87 floating-point registers, and 64-bit media instructions write the x87 tag word in a way that prevents an x87 instruction from using MMX data.

Some 64-bit media instructions also use the GPR (Figure 2-2 and Figure 2-3) and the XMM registers (Figure 2-8).



513-327.eps

Figure 2-12. 64-Bit Media Registers

**Data Types.** Figure 2-13 on page 49 shows the 64-bit media data types. They include floating-point and integer vectors and integer scalars. The floating-point data type, used by 3DNow! instructions, consists of a packed vector or two IEEE-754 32-bit single-precision data types. Unlike other kinds of floating-point instructions, however, the 3DNow!<sup>TM</sup> instructions do not generate floating-point exceptions. For this reason, there is no register for reporting or controlling the status of exceptions in the 64-bit-media instruction subset.

s	exp	sign	ificand	s	exp		significand	
63	3	54		31		22		0

## Vector (Packed) Single-Precision Floating-Point


### Vector (Packed) Signed Integers

s			doub	le	word			s			doubl	e	word		
s	W	0	rd	s	WC	Dr	ď	s	W	וכ	rd	s	W	or	d
s	byte	s	byte	s	byte										
63	3	5.	5	4	7 3	39	)	31	1	23	3	15	5	7	0

### Vector (Packed) Unsigned Integers

	doubl	eword			doubl	eword	
wo	ord	W	ord	W	ord	W	ord
byte	byte	byte	byte	byte	byte	byte	byte
63	55 4	47 .	39	31 2	23	15	7 0





**Unsigned Integers** 




Figure 2-13. 64-Bit Media Data Types

## 2.3.5 x87 Floating-Point Instructions

**Registers.** The x87 floating-point instructions use the x87 registers shown in Figure 2-14. There are eight 80-bit data registers, three 16-bit registers that hold the x87 control word, status word, and tag word, and three registers (last instruction pointer, last opcode, last data pointer) that hold information about the last x87 operation.

The physical data registers are named FPR0–FPR7, although x87 software references these registers as a stack of registers, named ST(0)–ST(7). The x87 instructions store operands only in their own 80-bit floating-point registers or in memory. They do not access the GPR or XMM registers.

x87 Data Registers

	0	
79		C
	fpr0	
	fpr1	
	fpr2	
	fpr3	
	fpr4	
	fpr5	
	fpr6	
	fpr7	




Figure 2-14. x87 Registers

**Data Types.** Figure 2-15 on page 51 shows all x87 data types. They include three floating-point formats (80-bit double-extended precision, 64-bit double precision, and 32-bit single precision), three signed-integer formats (quadword, doubleword, and word), and an 80-bit packed binary-coded decimal (BCD) format.




Figure 2-15. x87 Data Types

## 2.4 Summary of Exceptions

Table 2-1 on page 52 lists all possible exceptions. The table shows the interrupt-vector numbers, names, mnemonics, source, and possible causes. Exceptions that apply to specific instructions are documented with each instruction in the instruction-detail pages that follow.

Vector	Interrupt (Exception)	Mnemonic	Source	Cause
0	Divide-By-Zero-Error	#DE	Software	DIV, IDIV, AAM instructions
1	Debug	#DB	Internal	Instruction accesses and data accesses
2	Non-Maskable-Interrupt	#NMI	External	External NMI signal
3	Breakpoint	#BP	Software	INT3 instruction
4	Overflow	#OF	Software	INTO instruction
5	Bound-Range	#BR	Software	BOUND instruction
6	Invalid-Opcode	#UD	Internal	Invalid instructions
7	Device-Not-Available	#NM	Internal	x87 instructions
8	Double-Fault	#DF	Internal	Interrupt during an interrupt
9	Coprocessor-Segment-Overrun	_	External	Unsupported (reserved)
10	Invalid-TSS	#TS	Internal	Task-state segment access and task switch
11	Segment-Not-Present	#NP	Internal	Segment access through a descriptor
12	Stack	#SS	Internal	SS register loads and stack references
13	General-Protection	#GP	Internal	Memory accesses and protection checks
14	Page-Fault	#PF	Internal	Memory accesses when paging enabled
15	Reserved			—
16	Floating-Point Exception- Pending	#MF	Software	x87 floating-point and 64-bit media floating-point instructions
17	Alignment-Check	#AC	Internal	Memory accesses
18	Machine-Check	#MC	Internal External	Model specific
19	SIMD Floating-Point	#XF	Internal	128-bit media floating-point instructions
20—29	Reserved (Internal and External)			—
30	SVM Security Exception	#SX	External	Security-Sensitive Events
31	Reserved (Internal and External)			—
0—255	External Interrupts (Maskable)	#INTR	External	External interrupt signal
0—255	Software Interrupts	—	Software	INT <i>n</i> instruction


Table 2-1. Interrupt-Vector Source and Cause

## 2.5 Notation

## 2.5.1 Mnemonic Syntax

Each instruction has a syntax that includes the mnemonic and any operands that the instruction can take. Figure 2-16 shows an example of a syntax in which the instruction takes two operands. In most

instructions that take two operands, the first (left-most) operand is both a source operand (the first source operand) and the destination operand. The second (right-most) operand serves only as a source, not a destination.



## Figure 2-16. Syntax for Typical Two-Operand Instruction

The following notation is used to denote the size and type of source and destination operands:

- *cReg*—Control register.
- *dReg*—Debug register.
- *imm8*—Byte (8-bit) immediate.
- *imm16*—Word (16-bit) immediate.
- *imm16/32*—Word (16-bit) or doubleword (32-bit) immediate.
- *imm32*—Doubleword (32-bit) immediate.
- *imm32/64*—Doubleword (32-bit) or quadword (64-bit) immediate.
- *imm64*—Quadword (64-bit) immediate.
- *mem*—An operand of unspecified size in memory.
- *mem8*—Byte (8-bit) operand in memory.
- *mem16*—Word (16-bit) operand in memory.
- mem16/32—Word (16-bit) or doubleword (32-bit) operand in memory.
- mem32—Doubleword (32-bit) operand in memory.
- *mem32/48*—Doubleword (32-bit) or 48-bit operand in memory.
- *mem48*—48-bit operand in memory.
- *mem64*—Quadword (64-bit) operand in memory.
- *mem128*—Double quadword (128-bit) operand in memory.
- *mem16:16*—Two sequential word (16-bit) operands in memory.
- mem16:32—A doubleword (32-bit) operand followed by a word (16-bit) operand in memory.
- mem32real—Single-precision (32-bit) floating-point operand in memory.

- mem32int—Doubleword (32-bit) integer operand in memory.
- *mem64real*—Double-precision (64-bit) floating-point operand in memory.
- mem64int—Quadword (64-bit) integer operand in memory.
- mem80real—Double-extended-precision (80-bit) floating-point operand in memory.
- mem80dec—80-bit packed BCD operand in memory, containing 18 4-bit BCD digits.
- *mem2env*—16-bit x87 control word or x87 status word.
- *mem14/28env*—14-byte or 28-byte x87 environment. The x87 environment consists of the x87 control word, x87 status word, x87 tag word, last non-control instruction pointer, last data pointer, and opcode of the last non-control instruction completed.
- *mem94/108env*—94-byte or 108-byte x87 environment and register stack.
- *mem512env*—512-byte environment for 128-bit media, 64-bit media, and x87 instructions.
- mmx—Quadword (64-bit) operand in an MMX register.
- *mmx1*—Quadword (64-bit) operand in an MMX register, specified as the left-most (first) operand in the instruction syntax.
- *mmx2*—Quadword (64-bit) operand in an MMX register, specified as the right-most (second) operand in the instruction syntax.
- mmx/mem32—Doubleword (32-bit) operand in an MMX register or memory.
- mmx/mem64—Quadword (64-bit) operand in an MMX register or memory.
- *mmx1/mem64*—Quadword (64-bit) operand in an MMX register or memory, specified as the left-most (first) operand in the instruction syntax.
- *mmx2/mem64*—Quadword (64-bit) operand in an MMX register or memory, specified as the right-most (second) operand in the instruction syntax.
- *moffset*—Direct memory offset that specifies an operand in memory.
- *moffset8*—Direct memory offset that specifies a byte (8-bit) operand in memory.
- *moffset16*—Direct memory offset that specifies a word (16-bit) operand in memory.
- *moffset32*—Direct memory offset that specifies a doubleword (32-bit) operand in memory.
- *moffset64*—Direct memory offset that specifies a quadword (64-bit) operand in memory.
- *pntr16:16*—Far pointer with 16-bit selector and 16-bit offset.
- *pntr16:32*—Far pointer with 16-bit selector and 32-bit offset.
- *reg*—Operand of unspecified size in a GPR register.
- reg8—Byte (8-bit) operand in a GPR register.
- *reg16*—Word (16-bit) operand in a GPR register.
- *reg16/32*—Word (16-bit) or doubleword (32-bit) operand in a GPR register.
- reg32—Doubleword (32-bit) operand in a GPR register.
- reg64—Quadword (64-bit) operand in a GPR register.
- reg/mem8—Byte (8-bit) operand in a GPR register or memory.

- reg/mem16—Word (16-bit) operand in a GPR register or memory.
- *reg/mem32*—Doubleword (32-bit) operand in a GPR register or memory.
- *reg/mem64*—Quadword (64-bit) operand in a GPR register or memory.
- *rel8off*—Signed 8-bit offset relative to the instruction pointer.
- *rel16off*—Signed 16-bit offset relative to the instruction pointer.
- *rel32off*—Signed 32-bit offset relative to the instruction pointer.
- *segReg or sReg*—Word (16-bit) operand in a segment register.
- *ST(0)*—x87 stack register 0.
- ST(i)—x87 stack register *i*, where *i* is between 0 and 7.
- *xmm*—Double quadword (128-bit) operand in an XMM register.
- *xmm1*—Double quadword (128-bit) operand in an XMM register, specified as the left-most (first) operand in the instruction syntax.
- *xmm2*—Double quadword (128-bit) operand in an XMM register, specified as the right-most (second) operand in the instruction syntax.
- *xmm/mem64*—Quadword (64-bit) operand in a 128-bit XMM register or memory.
- *xmm/mem128*—Double quadword (128-bit) operand in an XMM register or memory.
- *xmm1/mem128*—Double quadword (128-bit) operand in an XMM register or memory, specified as the left-most (first) operand in the instruction syntax.
- *xmm2/mem128*—Double quadword (128-bit) operand in an XMM register or memory, specified as the right-most (second) operand in the instruction syntax.
- ymm—Double octword (256-bit) operand in an YMM register.
- *ymm1*—Double octword (256-bit) operand in an YMM register, specified as the left-most (first) operand in the instruction syntax.
- *ymm2*—Double octword (256-bit) operand in an YMM register, specified as the right-most (second) operand in the instruction syntax.
- *ymm/mem64*—Quadword (64-bit) operand in a 256-bit YMM register or memory.
- *ymm/mem128*—Double quadword (128-bit) operand in an YMM register or memory.
- *ymm1/mem256*—Double octword (256-bit) operand in an YMM register or memory, specified as the left-most (first) operand in the instruction syntax.
- *ymm2/mem256*—Double octword (256-bit) operand in an YMM register or memory, specified as the right-most (second) operand in the instruction syntax.

## 2.5.2 Opcode Syntax

In addition to the notation shown above in "Mnemonic Syntax" on page 52, the following notation indicates the size and type of operands in the syntax of an instruction opcode:

- /*digit*—Indicates that the ModRM byte specifies only one register or memory (r/m) operand. The digit is specified by the ModRM reg field and is used as an instruction-opcode extension. Valid digit values range from 0 to 7.
- /*r*—Indicates that the ModRM byte specifies both a register operand and a reg/mem (register or memory) operand.
- *cb, cw, cd, cp*—Specifies a code-offset value and possibly a new code-segment register value. The value following the opcode is either one byte (cb), two bytes (cw), four bytes (cd), or six bytes (cp).
- *ib, iw, id, iq*—Specifies an immediate-operand value. The opcode determines whether the value is signed or unsigned. The value following the opcode, ModRM, or SIB byte is either one byte (ib), two bytes (iw), or four bytes (id). Word and doubleword values start with the low-order byte.
- +rb, +rw, +rd, +rq—Specifies a register value that is added to the hexadecimal byte on the left, forming a one-byte opcode. The result is an instruction that operates on the register specified by the register code. Valid register-code values are shown in Table 2-2.
- *m64*—Specifies a quadword (64-bit) operand in memory.
- +i—Specifies an x87 floating-point stack operand, ST(*i*). The value is used only with x87 floating-point instructions. It is added to the hexadecimal byte on the left, forming a one-byte opcode. Valid values range from 0 to 7.

REX.B	Value		Specified Register							
Bit <sup>1</sup>	value	+rb	+rw	+rd	+rq					
	0	AL	AX	EAX	RAX					
	1	CL	CX	ECX	RCX					
	2	DL	DX	EDX	RDX					
0 or no REX	3	BL	BX	EBX	RBX					
Prefix	4	AH, SPL <sup>1</sup>	SP	ESP	RSP					
	5	CH, BPL <sup>1</sup>	BP	EBP	RBP					
	6	DH, SIL <sup>1</sup>	SI	ESI	RSI					
	7	BH, DIL <sup>1</sup>	DI	EDI	RDI					
	0	R8B	R8W	R8D	R8					
	1	R9B	R9W	R9D	R9					
	2	R10B	R10W	R10D	R10					
1	3	R11B	R11W	R11D	R11					
1	4	R12B	R12W	R12D	R12					
	5	R13B	R13W	R13D	R13					
	6	R14B	R14W	R14D	R14					
	7	R15B	R15W	R15D	R15					
1. See "R	EX Prefix" on	page 14.		•						

Table 2-2. +rb, +rw, +rd, and +rq Register Value

## 2.5.3 Pseudocode Definition

Pseudocode examples are given for the actions of several complex instructions (for example, see "CALL (Near)" on page 124). The following definitions apply to all such pseudocode examples:

```
// Pseudo Code Definition
11
// Comments start with double slashes.
11
// '=' can mean "is", or assignment based on context
// '==' is the equals comparison operator
11
// Constants
// numbers are in base-10 (decimal), unless followed by a suffix
0
0000 0001b
              // a number in binary notation, underbars added for readability
FFE0 0000h
              // a number expressed in hexadecimal notation
// in the following, '&&' is the logical AND operator. See "Logical Operators"
// below.
// reg[fld] identifies a field (one or more bits) within architected register
// or within a sub-element of a larger data structure. A dot separates the
// higher-level data structure name from the sub-element name.
11
CS.desc = Code Segment descriptor // CS.desc has sub-elements: base, limit, attr
SS.desc = Stack Segment descriptor // SS.desc has the same sub-elements
CS.desc.base = base subfield of CS.desc
CS = Code Segment Register
SS = Stack Segment Register
CPL = Current Privilege Level (0 <= CPL <= 3)
REAL MODE = (CR0[PE] == 0)
PROTECTED MODE = ((CR0[PE] == 1) \&\& (RFLAGS[VM] == 0))
VIRTUAL MODE = ((CR0[PE] == 1) && (RFLAGS[VM] == 1))
LEGACY MODE = (EFER[LMA] == 0)
LONG MODE = (EFER[LMA] == 1)
64BIT MODE = ((EFER[LMA] == 1) \&\& (CS desc.attr[L] == 1) \&\& (CS desc.attr[D] == 0))
COMPATIBILITY MODE = (EFER[LMA] == 1) && (CS desc.attr[L] == 0)
PAGING ENABLED = (CR0[PG] == 1)
ALIGNMENT CHECK ENABLED = ((CR0[AM] == 1) && (RFLAGS[AC] == 1) && (CPL == 3))
OPERAND SIZE = 16, 32, or 64 // size, in bits, of an operand
// OPERAND SIZE depends on processor mode, the current code segment descriptor
// default operand size [D], presence of the operand size override prefix (66h)
// and, in 64-bit mode, the REX prefix.
// NOTE: Specific instructions take 8-bit operands, but for these instructions,
// operand size is fixed and the variable OPERAND SIZE is not needed.
ADDRESS SIZE = 16, 32, or 64 // size, in bits, of the effective address for
```

// memory reads. ADDRESS\_SIZE depends processor mode, the current code segment
// descriptor default operand size [D], and the presence of the address size
// override prefix (67h)

STACK\_SIZE = 16, 32, or 64 // size, in bits of stack operation operand // STACK\_SIZE depends on current code segment descriptor attribute D bit and // the Stack Segment descriptor attribute B bit.

index\_of(reg) = value used to encode the register. index\_of(AX) = 0000b index of(RAX) = 0000b

// in legacy and compatibility modes the msb of the index is fixed as 0  $\,$ 

old\_RIP = RIP at the start of current instruction old\_RSP = RSP at the start of current instruction old\_RFLAGS = RFLAGS at the start of the instruction old\_CS = CS selector at the start of current instruction old\_DS = DS selector at the start of current instruction old\_ES = ES selector at the start of current instruction old\_FS = FS selector at the start of current instruction old\_GS = GS selector at the start of current instruction old\_SS = SS selector at the start of current instruction

base limit attr

SRC = the instruction's source operand SRC1 = the instruction's first source operand SRC2 = the instruction's second source operand SRC3 = the instruction's third source operand IMM8 = 8-bit immediate encoded in the instruction IMM16 = 16-bit immediate encoded in the instruction IMM32 = 32-bit immediate encoded in the instruction IMM64 = 64-bit immediate encoded in the instruction DEST = instruction's destination register temp \* // 64-bit temporary register // temporary descriptor, with sub-elements: temp \* desc // if it points to a block of memory: base limit attr // if it's a gate descriptor: offet segment attr NULL = 0000h // null selector is all zeros // Exceptions EXCEPTION [#GP(0)] // Signals an exception; error code in parenthesis EXCEPTION [#UD] // if no error code // possible exception types: #DE // Divide-By-Zero-Error Exception (Vector 0) #DB // Debug Exception (Vector 1) #BP // INT3 Breakpoint Exception (Vector 3) #OF // INTO Overflow Exception (Vector 4) #BR // Bound-Range Exception (Vector 5) #UD // Invalid-Opcode Exception (Vector 6) #NM // Device-Not-Available Exception (Vector 7) #DF // Double-Fault Exception (Vector 8) #TS // Invalid-TSS Exception (Vector 10) #NP // Segment-Not-Present Exception (Vector 11) #SS // Stack Exception (Vector 12) #GP // General-Protection Exception (Vector 13) #PF // Page-Fault Exception (Vector 14) #MF // x87 Floating-Point Exception-Pending (Vector 16) #AC // Alignment-Check Exception (Vector 17) #MC // Machine-Check Exception (Vector 18) #XF // SIMD Floating-Point Exception (Vector 19) // Implicit Assignments 

```
// V,Z,A,S are integer variables, assigned a value when an instruction begins
// executing (they can be assigned a different value in the middle of an
// instruction, if needed)
IF (OPERAND_SIZE == 16) V = 2
```

```
IF (OPERAND SIZE == 32) V = 4
IF (OPERAND SIZE == 64) V = 8
IF (OPERAND SIZE == 16) Z = 2
IF (OPERAND SIZE == 32) Z = 4
IF (OPERAND SIZE == 64) Z = 4
IF (ADDRESS SIZE == 16) A = 2
IF (ADDRESS SIZE == 32) A = 4
IF (ADDRESS SIZE == 64) A = 8
IF (STACK SIZE == 16) S = 2
IF (STACK SIZE == 32)
               S = 4
IF (STACK SIZE == 64) S = 8
// Bit Range Inside a Register
temp data[x:y] // Bits x through y (inclusive) of temp data
// Variables and data types
NxtValue = 5
             //default data type is unsigned int.
int
          //abstract data type representing an integer
          //abstract data type; either TRUE or FALSE
bool
          //An array of data elements. Individual elements are accessed via
vector
          //an unsigned integer zero-based index. Elements have a data type.
bit
          //a single bit
byte
          //8-bit value
         //16-bit value
word
doubleword
         //32-bit value
quadword
          //64-bit value
octword
          //128-bit value
double octword //256-bit value
unsigned int aval //treat aval as an unsigned integer value
signed int valx //treat valx as a signed integer value
bit vector b vect //b vect is an array of data elements. Each element is a bit.
            //The sixth element (bit) in the array. Indices are 0-based.
b vect[5]
// Elements Within a packed data type
// element i of size w occupies bits [wi-1:wi]
// Moving Data From One Register To Another
temp dest.b = temp src; // 1-byte move (copies lower 8 bits of temp src to
                 // temp dest, preserving the upper 56 bits of temp dest)
```

```
temp dest.w = temp src;
                    // 2-byte move (copies lower 16 bits of temp src to
                    // temp dest, preserving the upper 48 bits of temp dest)
temp dest.d = temp src;
                    // 4-byte move (copies lower 32 bits of temp src to
                    // temp dest; zeros out the upper 32 bits of temp dest)
                    // 8-byte move (copies all 64 bits of temp src to
temp dest.q = temp src;
                    // temp dest)
temp dest.v = temp src;
                    // 2-byte move if V==2
                    // 4-byte move if V==4
                    // 8-byte move if V==8
                    // 2-byte move if Z==2
temp dest.z = temp src;
                    // 4-byte move if Z==4
temp dest.a = temp src;
                    // 2-byte move if A==2
                    // 4-byte move if A==4
                    // 8-byte move if A==8
                    // 2-byte move if S==2
temp dest.s = temp src;
                    // 4-byte move if S==4
                    // 8-byte move if S==8
// Arithmetic Operators
a + b
      // integer addition
a - b
      // integer subtraction
a * b
      // integer multiplication
       // integer division. Result is the quotient
a / b
       // modulo. Result is the remainder after a is divided by b
a % b
// multiplication has precedence over addition where precedence is not explicitly
// indicated by grouping terms with parentheses
// Bitwise Operators
// temp, a, and b are values or register contents of the same size
temp = a AND b; // Corresponding bits of a and b are logically ANDed together
temp = a OR b;
             // Corresponding bits of a and b are logically ORed together
              // Each bit of temp is the exclusive OR of the corresponding
temp = a XOR b;
              // bits of a and b
temp = NOT a;
              // Each bit of temp is the complement of the corresponding
              // bit of a
```

```
// Concatenation
value = {field1,field2,100b}; //pack values of field1, field2 and 100b
size_of(value) = (size_of(field1) + size_of(field2) + 3)
```

// Logical Operators // a boolean variable can assume one of two values (TRUE or FALSE) // In these examples, FOO, BAR, CONE, and HEAD have been defined to be boolean // variables FOO && BAR // Logical AND FOO || BAR // Logical OR // Logical complement (NOT) !FOO // Comparison Operators // a and b are integer values. The result is a boolean value. // if a and b are equal, the result is TRUE; otherwise it is FALSE. a == b // if a and b are not equal, the result is TRUE; otherwise it is FALSE. a != b a > b // if a is greater than b, the result is TRUE; otherwise it is FALSE. a < b // if a is less than b, the result is TRUE; otherwise it is FALSE. a >= b // if a is greater than or equal to b, the result is TRUE; otherwise // it is FALSE. // if a is less than or equal to b, the result is TRUE; otherwise a <= b // it is FALSE. // Logical Expressions // Logical binary (two operand) and unary (one operand) operators can be combined // with comparison operators to form more complex expressions. Parentheses are // used to enclose comparison terms and to show precedence. If precedence is not // explicitly shown, logical AND has precedence over logical OR. Unary operators // have precedence over binary operators. FOO && (a < b) || !BAR // evaluate the comparison a < b first, then // AND this with FOO. Finally OR this intermediate result // with the complement of BAR. // Logical expressions can be English phrases that can be evaluated to be TRUE // or FALSE. Statements assume knowledge of the system architecture (Volumes 1 and // 2). IF (it is raining) close the window // Assignment Operators // The value a is assigned the sum of the values a and b a = a + b 11 // The contents of the register temp is replaced by a copy of the temp = R1// contents of register R1.

### 24594—Rev. 3.21—October 2013

AMD64 Technology

```
R0 += 2
         // R0 is assigned the sum of the contents of R0 and the integer 2.
         11
         // R5 is assigned the result of the bit-wise OR of the contents of R5
R5 |= R6
         // and R6. Contents of R6 is unchanged.
         // R4 is assigned the result of the bit-wise AND of the contents of
R4 \& = R7
          // R4 and R7. Contents of R7 is unchanged.
// IF-THEN-ELSE
// evaluation of <expression> is dependent on FOO
IF (FOO) <expression>
                        // being TRUE. If FOO is FALSE, <expression> is not
                        // evaluated.
IF (FOO)
                      // scope of IF is indicated by indentation
  <dependent expression1>
  . . .
  <dependent expressionx>
IF (FOO)
                        // If FOO is TRUE, <dependent expression> is
                        // evaluated and the remaining ELSEIF and ELSE
                        // clauses are skipped.
  <dependent expression>
                        11
ELSIF (BAR)
                        // IF FOO is FALSE and BAR is TRUE, <alt expression>
  <alt expression>
                        // is evaluated and the subsequent ELSEIF or ELSE
                        // clauses are skipped.
ELSE
  <default expressions>
                       // evaluated if all the preceeding IF and ELSEIF
                        // conditions are FALSE.
IF ((FOO && BAR) || (CONE && HEAD)) // The condition can be an expression.
  <dependent expressions>
// Loops
FOR i = <init val> to <final val>, BY <step>
   <expression>
                             // scope of loop is indicated by indentation
                              // if <step> = 1, may omit "BY" clause
// nested loop example
temp = 0
                        //initialize temp
FOR i = 0 to 7
                        // i takes on the values 0 through 7 in succession
                       // In the outer loop. Evaluated a total of 8 times.
   temp += 1
   For j = 0 to 7, BY 2 // j takes on the values 0, 2, 4, and 6; but not 7.
                       // This will be evaluated a total of 8 * 4 times.
     <inner-most exp>
<next expression outside both loops>
```

```
// C Language form of loop syntax is also allowed
FOR (i = 0; i < MAX; i++)
{
                 //evaluated MAX times
    <expressions>
}
// Functions
// Syntax for function definition
<return data type> <function name>(argument,..)
  <expressions>
RETURN <result>
// Built-in Functions
SignExtend(arg) // returns value of _arg_ sign extended to the width of the data
            // type of the function. Data type of function is inferred from
            // the context of the function's invocation.
            // returns value of arg zero extended to the width of the data
ZeroExtend(arg)
            // type of the function. Data type of function is inferred from
            // the context of the function's invocation.
indexof(reg)
            //returns binary value used to encode reg specification
// READ MEM
// General memory read. This zero-extends the data to 64 bits and returns it.
usage:
  temp = READ MEM.x [seq:offset] // where x is one of \{v, z, b, w, d, q\}
                           // and denotes the size of the memory read
definition:
   IF ((seg AND 0xFFFC) == NULL) // GP fault for using a null segment to
                         // reference memory
      EXCEPTION [#GP(0)]
   IF ((seq==CS) || (seq==DS) || (seq==ES) || (seq==FS) || (seq==GS))
               // CS,DS,ES,FS,GS check for segment limit or canonical
      IF ((!64BIT MODE) && (offset is outside seq's limit))
        EXCEPTION [#GP(0)]
               // #GP fault for segment limit violation in non-64-bit mode
      IF ((64BIT MODE) && (offset is non-canonical))
        EXCEPTION [#GP(0)]
               // #GP fault for non-canonical address in 64-bit mode
   ELSIF (seg==SS) // SS checks for segment limit or canonical
```

24594—Rev. 3.21—October 2013

```
AMD64 Technology
```

```
IF ((!64BIT MODE) && (offset is outside seq's limit))
          EXCEPTION [#SS(0)]
                  // stack fault for segment limit violation in non-64-bit mode
       IF ((64BIT MODE) && (offset is non-canonical))
          EXCEPTION [#SS(0)]
                   // stack fault for non-canonical address in 64-bit mode
   ELSE // ((seg==GDT) || (seg==LDT) || (seg==IDT) || (seg==TSS))
                  // GDT,LDT,IDT,TSS check for segment limit and canonical
       IF (offset > seg.limit)
          EXCEPTION [#GP(0)] // #GP fault for segment limit violation
                            // in all modes
       IF ((LONG MODE) && (offset is non-canonical))
          EXCEPTION [#GP(0)] // #GP fault for non-canonical address in long mode
   IF ((ALIGNMENT CHECK ENABLED) && (offset misaligned, considering its
                                   size and alignment))
       EXCEPTION [#AC(0)]
   IF ((64 bit mode) && ((seg==CS) || (seg==DS) || (seg==ES) || (seg==SS))
       temp linear = offset
   ELSE
       temp linear = seg.base + offset
   IF ((PAGING ENABLED) && (virtual-to-physical translation for temp linear
                          results in a page-protection violation))
       EXCEPTION [#PF(error code)] // page fault for page-protection violation
                                 // (U/S violation, Reserved bit violation)
   IF ((PAGING ENABLED) && (temp linear is on a not-present page))
       EXCEPTION [#PF(error code)] // page fault for not-present page
   temp data = memory [temp linear].x // zero-extends the data to 64
                                     // bits, and saves it in temp data
                                    // return the zero-extended data
   RETURN (temp data)
// WRITE MEM // General memory write
usage:
   WRITE MEM.x [seg:offset] = temp.x // where <X> is one of these:
                                    // {V, Z, B, W, D, Q} and denotes the
                                    // size of the memory write
definition:
   IF ((seq & 0xFFFC) == NULL)
                             // GP fault for using a null segment
                               // to reference memory
       EXCEPTION [#GP(0)]
```

```
IF (seg isn't writable) // GP fault for writing to a read-only segment
    EXCEPTION [#GP(0)]
IF ((seq==CS) || (seq==DS) || (seq==ES) || (seq==FS) || (seq==GS))
                  // CS,DS,ES,FS,GS check for segment limit or canonical
    IF ((!64BIT MODE) && (offset is outside seg's limit))
        EXCEPTION [#GP(0)]
                  // #GP fault for segment limit violation in non-64-bit mode
    IF ((64BIT MODE) && (offset is non-canonical))
       EXCEPTION [#GP(0)]
                 // #GP fault for non-canonical address in 64-bit mode
                // SS checks for segment limit or canonical
ELSIF (seg==SS)
    IF ((!64BIT MODE) && (offset is outside seg's limit))
        EXCEPTION [#SS(0)]
                // stack fault for segment limit violation in non-64-bit mode
    IF ((64BIT MODE) && (offset is non-canonical))
        EXCEPTION [#SS(0)]
                  // stack fault for non-canonical address in 64-bit mode
ELSE // ((seg==GDT) || (seg==LDT) || (seg==IDT) || (seg==TSS))
                  // GDT,LDT,IDT,TSS check for segment limit and canonical
    IF (offset > seg.limit)
        EXCEPTION [#GP(0)]
                  // #GP fault for segment limit violation in all modes
    IF ((LONG MODE) && (offset is non-canonical))
        EXCEPTION [#GP(0)]
                  // #GP fault for non-canonical address in long mode
IF ((ALIGNMENT CHECK ENABLED) && (offset is misaligned, considering
                                 its size and alignment))
    EXCEPTION [#AC(0)]
IF ((64 bit mode) && ((seg==CS) || (seg==DS) || (seg==ES) || (seg==SS))
    temp linear = offset
ELSE
    temp linear = seg.base + offset
IF ((PAGING ENABLED) && (the virtual-to-physical translation for
   temp linear results in a page-protection violation))
{
    EXCEPTION [#PF(error code)]
                   // page fault for page-protection violation
                   // (U/S violation, Reserved bit violation)
}
IF ((PAGING ENABLED) && (temp linear is on a not-present page))
    EXCEPTION [#PF(error code)] // page fault for not-present page
memory [temp linear].x = temp.x // write the bytes to memory
```

usage:

```
PUSH.x temp // where x is one of these: {v, z, b, w, d, q} and // denotes the size of the push
```

definition:

```
WRITE_MEM.x [SS:RSP.s - X] = temp.x // write to the stack
RSP.s = RSP - X // point rsp to the data just written
```

usage:

POP.x temp	//	where	х	is	one	of	these	{v,	z,	b,	w,	d,	q}	and
	//	denote	es	the	siz	e c	of the	рор						

definition:

<pre>temp = READ_MEM.x [SS:RSP.s]</pre>	// read from the stack
RSP.s = RSP + X	<pre>// point rsp above the data just written</pre>

```
usage:
```

```
temp descriptor = READ DESCRIPTOR (selector, chktype)
   // chktype field is one of the following:
   // cs chk used for far call and far jump
   // clg chk used when reading CS for far call or far jump through call gate
   // ss chk used when reading SS
   // iret chk used when reading CS for IRET or RETF
   // intcs chk used when readin the CS for interrupts and exceptions
definition:
   temp offset = selector AND 0xfff8 // upper 13 bits give an offset
                                      // in the descriptor table
   IF (selector.TI == 0)
                                      // read 8 bytes from the gdt, split it into
                                      // (base,limit,attr) if the type bits
       temp desc = READ MEM.q [gdt:temp offset]
                                      // indicate a block of memory, or split
                                      // it into (segment, offset, attr)
```

// if the type bits indicate // a gate, and save the result in temp desc ELSE temp desc = READ MEM.g [ldt:temp offset] // read 8 bytes from the ldt, split it into // (base,limit,attr) if the type bits // indicate a block of memory, or split // it into (segment, offset, attr) if the type // bits indicate a gate, and save the result // in temp desc IF (selector.rpl or temp desc.attr.dpl is illegal for the current mode/cpl) EXCEPTION [#GP(selector)] IF (temp desc.attr.type is illegal for the current mode/chktype) EXCEPTION [#GP(selector)] IF (temp desc.attr.p==0) EXCEPTION [#NP(selector)] RETURN (temp desc) // READ IDT // Read an 8-byte descriptor from the IDT, return the descriptor usage: temp idt desc = READ IDT (vector) // "vector" is the interrupt vector number definition: // long-mode idt descriptors are 16 bytes long IF (LONG MODE) temp offset = vector\*16 ELSE // (LEGACY MODE) legacy-protected-mode idt descriptors are 8 bytes long temp offset = vector\*8 temp desc = READ MEM.q [idt:temp offset] // read 8 bytes from the idt, split it into // (segment,offset,attr), and save it in temp desc IF (temp desc.attr.dpl is illegal for the current mode/cpl) // exception, with error code that indicates this idt gate EXCEPTION [#GP(vector\*8+2)] IF (temp desc.attr.type is illegal for the current mode) // exception, with error code that indicates this idt gate EXCEPTION [#GP(vector\*8+2)] IF (temp desc.attr.p==0)

24594—Rev. 3.21—October 2013

RETURN (temp desc)

usage:

temp SS desc:temp RSP = READ INNER LEVEL STACK POINTER (new cpl, ist index)

```
definition:
```

```
IF (LONG MODE)
{
    IF (ist index>0)
                // if IST is selected, read an ISTn stack pointer from the tss
        temp RSP = READ MEM.q [tss:ist index*8+28]
    ELSE // (ist index==0)
                  // otherwise read an RSPn stack pointer from the tss
        temp RSP = READ MEM.q [tss:new cpl*8+4]
    temp SS desc.sel = NULL + new cpl
                  // in long mode, changing to lower cpl sets SS.sel to
                  // NULL+new cpl
}
ELSE // (LEGACY MODE)
{
    temp RSP = READ_MEM.d [tss:new_cpl*8+4]
                                                  // read ESPn from the tss
    temp sel = READ MEM.d [tss:new cpl*8+8]
                                                   // read SSn from the tss
    temp SS desc = READ DESCRIPTOR (temp sel, ss chk)
}
return (temp RSP:temp SS desc)
```

```
usage:
```

temp value = READ BIT ARRAY ([mem], bit number)

definition:

## 

AMD64 Technology

## 3 General-Purpose Instruction Reference

This chapter describes the function, mnemonic syntax, opcodes, affected flags, and possible exceptions generated by the general-purpose instructions. General-purpose instructions are used in basic software execution. Most of these instructions load, store, or operate on data located in the general-purpose registers (GPRs), in memory, or in both. The remaining instructions are used to alter the sequential flow of the program by branching to other locations within the program, or to entirely different programs. With the exception of the MOVD, MOVMSKPD and MOVMSKPS instructions, which operate on MMX/XMM registers, the instructions within the category of general-purpose instructions do not operate on any other register set.

Most general-purpose instructions are supported in all hardware implementations of the AMD64 architecture. However, some instructions in this group are optional and support must be determined by testing processor feature flags using the CPUID instruction. These instructions are listed in Table 3-1, along with the CPUID function, the register and bit used to test for the presence of the instruction.

Instruction	CPUID Function(s)	Register[Bit]	Feature Flag		
Bit Manipulation Instructions - group 1	0000_0007h (ECX=0)	EBX[3]	BMI1		
Bit Manipulation Instructions - group 2	0000_0007h (ECX=0)	EBX[8]	BMI2		
CMPXCHG8B	0000_0001h, 8000_0001h	EDX[8]	CMPXCHG8B		
CMPXCHG16B	0000_0001h	ECX[13]	CMPXCHG16B		
CMOV <i>cc</i> (Conditional Moves)	0000_0001h, 8000_0001h	EDX[15]	CMOV		
CLFLUSH	0000_0001h	EDX[19]	CLFSH		
CRC32	0000_0001h	ECX[20]	SSE42		
LZCNT	8000_0001h	ECX[5]	ABM		
Long Mode and Long Mode instructions	8000_0001h	EDX[29]	LM		
MFENCE, LFENCE	0000_0001h	EDX[26]	SSE2		
MOVBE	0000_0001h	ECX[22]	MOVBE		
MOVD <sup>1</sup>	0000_0001h, 8000_0001h	EDX[23]	MMX		
MOVD	0000_0001h	EDX[26]	SSE2		
MOVNTI	0000_0001h	EDX[26]	SSE2		
POPCNT	0000_0001h	ECX[23]	POPCNT		
		ECX[8]	3DNowPrefetch		
PREFETCH / PREFETCHW <sup>2</sup>	8000_0001h	EDX[29]	LM		
		EDX[31]	3DNow		
RDFSBASE, RDGSBASE WRFSBASE, WRGSBASE	0000_0007h (ECX=0)	EBX[0]	FSGSBASE		

 Table 3-1.
 Instruction Support Indicated by CPUID Feature Bits

Instruction	CPUID Function(s)	Register[Bit]	Feature Flag
SFENCE	0000_0001h	EDX[25]	SSE
Trailing Bit Manipulation Instructions	8000_0001h	ECX[21]	ТВМ
Notes:			

Table 3-1. Ins	struction Support	Indicated by 0	CPUID Feature Bits
----------------	-------------------	----------------	--------------------

The MOVD variant that moves values to or from MMX registers is part of the MMX subset; the MOVD variant that
moves data to or from XMM registers is part of the SSE2 subset.
 Instruction is guarded if any age of the listed for the set of the set.

2. Instruction is supported if any one of the listed feature flags is set.

For more information on using the CPUID instruction, see the reference page for the CPUID instruction on page 153. For a comprehensive list of all instruction support feature flags, see Appendix D, "Instruction Subsets and CPUID Feature Flags," on page 519.

The general-purpose instructions can be used in legacy mode or 64-bit long mode. Compilation of general-purpose programs for execution in 64-bit long mode offers three primary advantages: access to the eight extended, 64-bit general-purpose registers (for a register set consisting of GPR0–GPR15), access to the 64-bit virtual address space, and access to the RIP-relative addressing mode.

For further information about the general-purpose instructions and register resources, see:

- "General-Purpose Programming" in Volume 1.
- "Summary of Registers and Data Types" on page 38.
- "Notation" on page 52.
- "Instruction Prefixes" on page 5.
- Appendix B, "General-Purpose Instructions in 64-Bit Mode." In particular, see "General Rules for 64-Bit Mode" on page 487.

## AAA

# **ASCII Adjust After Addition**

Adjusts the value in the AL register to an unpacked BCD value. Use the AAA instruction after using the ADD instruction to add two unpacked BCD numbers.

The instruction is coded without explicit operands:

AAA

If the value in the lower nibble of AL is greater than 9 or the AF flag is set to 1, the instruction increments the AH register, adds 6 to the AL register, and sets the CF and AF flags to 1. Otherwise, it does not change the AH register and clears the CF and AF flags to 0. In either case, AAA clears bits 7:4 of the AL register, leaving the correct decimal digit in bits 3:0.

This instruction also makes it possible to add ASCII numbers without having to mask off the upper nibble '3'.

### **MXCSR Flags Affected**

Using this instruction in 64-bit mode generates an invalid-opcode exception.

Mnemonic	Opcode	Description
AAA	37	Create an unpacked BCD number. (Invalid in 64-bit mode.)

#### **Related Instructions**

AAD, AAM, AAS

#### rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
								U				U	U	М	U	М
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0
No			2, 15, 5 d flags		1 are	reserve	ed. A flag set to	o 1 or c	leared	to 0 is I	M (mod	lified). l	Unaffec	ted flag	gs are l	olank.

Exception	Virtual 8086	Protecte d	Cause of Exception
Invalid opcode, #UD		Х	This instruction was executed in 64-bit mode.

## AAD

## **ASCII Adjust Before Division**

Converts two unpacked BCD digits in the AL (least significant) and AH (most significant) registers to a single binary value in the AL register.

The instruction is coded without explicit operands:

AAD

The instruction performs the following operation on the contents of AL and AH using the formula:

AL = ((10d \* AH) + (AL))

After the conversion, AH is cleared to 00h.

In most modern assemblers, the AAD instruction adjusts from base-10 values. However, by coding the instruction directly in binary, it can adjust from any base specified by the immediate byte value (*ib*) suffixed onto the D5h opcode. For example, code D508h for octal, D50Ah for decimal, and D50Ch for duodecimal (base 12).

Using this instruction in 64-bit mode generates an invalid-opcode exception.

Mnemonic	Opcode	Description
AAD	D5 0A	Adjust two BCD digits in AL and AH. (Invalid in 64-bit mode.)
(None)	D5 ib	Adjust two BCD digits to the immediate byte base. (Invalid in 64-bit mode.)

#### **Related Instructions**

AAA, AAM, AAS

#### **rFLAGS** Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
								U				М	М	U	М	U
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0
No	te: Bit	s 31:22	. 15. 5.	3. and	1 are r	eserve	d. A flag set to	o 1 or cl	leared t	to 0 is I	Л (mod	ified). l	Jnaffed	ted flad	as are b	olank.

Undefined flags are U.

Exception	Virtual 8086	Protecte d	Cause of Exception
Invalid opcode, #UD		Х	This instruction was executed in 64-bit mode.

## AAM

# **ASCII Adjust After Multiply**

Converts the value in the AL register from binary to two unpacked BCD digits in the AH (most significant) and AL (least significant) registers.

The instruction is coded without explicit operands:

AAM

The instruction performs the following operation on the contents of AL and AH using the formula:

```
AH = (AL/10d)
AL = (AL mod 10d)
```

In most modern assemblers, the AAM instruction adjusts to base-10 values. However, by coding the instruction directly in binary, it can adjust to any base specified by the immediate byte value (*ib*) suffixed onto the D4h opcode. For example, code D408h for octal, D40Ah for decimal, and D40Ch for duodecimal (base 12).

Using this instruction in 64-bit mode generates an invalid-opcode exception.

Mnemonic	Opcode	Description
AAM	D4 0A	Create a pair of unpacked BCD values in AH and AL. (Invalid in 64-bit mode.)
(None)	D4 ib	Create a pair of unpacked values to the immediate byte base. (Invalid in 64-bit mode.)

### **Related Instructions**

AAA, AAD, AAS

#### **rFLAGS** Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
								U				М	М	U	М	U
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0
No	Note: Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M. Unaffected flags are blank. Undefined															

flags are U.

Exception	Real		Protecte d	Cause of Exception
Divide by zero, #DE	Х	Х	Х	8-bit immediate value was 0.
Invalid opcode, #UD			Х	This instruction was executed in 64-bit mode.

## AAS

**ASCII Adjust After Subtraction** 

Adjusts the value in the AL register to an unpacked BCD value. Use the AAS instruction after using the SUB instruction to subtract two unpacked BCD numbers.

The instruction is coded without explicit operands:

AAS

If the value in AL is greater than 9 or the AF flag is set to 1, the instruction decrements the value in AH, subtracts 6 from the AL register, and sets the CF and AF flags to 1. Otherwise, it clears the CF and AF flags and the AH register is unchanged. In either case, the instruction clears bits 7:4 of the AL register, leaving the correct decimal digit in bits 3:0.

Using this instruction in 64-bit mode generates an invalid-opcode exception.

Mnemonic	Opcode	Description
AAS	3F	Create an unpacked BCD number from the contents of the AL register. (Invalid in 64-bit mode.)

#### **Related Instructions**

AAA, AAD, AAM

#### rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
								U				U	U	М	U	М
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0
No		ts 31:22 defined			1 are i	reserve	d. A flag set to	o 1 or c	leared	to 0 is I	Л (mod	lified). l	Jnaffeo	ted flag	gs are k	olank.

Exception	Real	 Protecte d	Cause of Exception
Invalid opcode, #UD		Х	This instruction was executed in 64-bit mode.

## ADC

# Add with Carry

Adds the carry flag (CF), the value in a register or memory location (first operand), and an immediate value or the value in a register or memory location (second operand), and stores the result in the first operand location.

The instruction has two operands:

ADC dest, src

The instruction cannot add two memory operands. The CF flag indicates a pending carry from a previous addition operation. The instruction sign-extends an immediate value to the length of the destination register or memory location.

This instruction evaluates the result for both signed and unsigned data types and sets the OF and CF flags to indicate a carry in a signed or unsigned result, respectively. It sets the SF flag to indicate the sign of a signed result.

Use the ADC instruction after an ADD instruction as part of a multibyte or multiword addition.

The forms of the ADC instruction that write to memory support the LOCK prefix. For details about the LOCK prefix, see "Lock Prefix" on page 11.

Mnemonic	Opcode	Description
ADC AL, imm8	14 <i>ib</i>	Add imm8 to AL + CF.
ADC AX, imm16	15 <i>iw</i>	Add <i>imm16</i> to AX + CF.
ADC EAX, imm32	15 <i>id</i>	Add imm32 to EAX + CF.
ADC RAX, imm32	15 <i>id</i>	Add sign-extended imm32 to RAX + CF.
ADC reg/mem8, imm8	80 /2 <i>ib</i>	Add <i>imm8</i> to <i>reg/mem8</i> + CF.
ADC reg/mem16, imm16	81 /2 <i>iw</i>	Add <i>imm16</i> to <i>reg/mem16</i> + CF.
ADC reg/mem32, imm32	81 /2 <i>id</i>	Add <i>imm32</i> to <i>reg/mem32</i> + CF.
ADC reg/mem64, imm32	81 /2 <i>id</i>	Add sign-extended imm32 to reg/mem64 + CF.
ADC reg/mem16, imm8	83 /2 <i>ib</i>	Add sign-extended imm8 to reg/mem16 + CF.
ADC reg/mem32, imm8	83 /2 <i>ib</i>	Add sign-extended imm8 to reg/mem32 + CF.
ADC reg/mem64, imm8	83 /2 <i>ib</i>	Add sign-extended imm8 to reg/mem64 + CF.
ADC reg/mem8, reg8	10 <i>/r</i>	Add reg8 to reg/mem8 + CF
ADC reg/mem16, reg16	11 <i>/r</i>	Add reg16 to reg/mem16 + CF.
ADC reg/mem32, reg32	11 <i>/r</i>	Add reg32 to reg/mem32 + CF.
ADC reg/mem64, reg64	11 <i>/r</i>	Add reg64 to reg/mem64 + CF.
ADC reg8, reg/mem8	12 /r	Add reg/mem8 to reg8 + CF.
ADC reg16, reg/mem16	13 /r	Add reg/mem16 to reg16 + CF.

Mnemonic	Opcode	Description
ADC reg32, reg/mem32	13 /r	Add reg/mem32 to reg32 + CF.
ADC reg64, reg/mem64	13 /r	Add reg/mem64 to reg64 + CF.

#### **Related Instructions**

ADD, SBB, SUB

#### **rFLAGS** Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
								М				М	М	Μ	М	М
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0

**Note:** Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.

Exception	Real		Protecte d	Cause of Exception
Stack, #SS	x	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection,	х	Х	Х	A memory address exceeded a data segment limit or was non- canonical.
#GP			Х	The destination operand was in a non-writable segment.
			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

## ADD

# Signed or Unsigned Add

Adds the value in a register or memory location (first operand) and an immediate value or the value in a register or memory location (second operand), and stores the result in the first operand location.

The instruction has two operands:

ADD dest, src

The instruction cannot add two memory operands. The instruction sign-extends an immediate value to the length of the destination register or memory operand.

This instruction evaluates the result for both signed and unsigned data types and sets the OF and CF flags to indicate a carry in a signed or unsigned result, respectively. It sets the SF flag to indicate the sign of a signed result.

The forms of the ADD instruction that write to memory support the LOCK prefix. For details about the LOCK prefix, see "Lock Prefix" on page 11.

Opcode	Description
04 <i>ib</i>	Add imm8 to AL.
05 <i>iw</i>	Add <i>imm16</i> to AX.
05 <i>id</i>	Add imm32 to EAX.
05 <i>id</i>	Add sign-extended imm32 to RAX.
80 /0 <i>ib</i>	Add <i>imm8</i> to <i>reg/mem8</i> .
81 /0 <i>iw</i>	Add imm16 to reg/mem16
81 /0 <i>id</i>	Add imm32 to reg/mem32.
81 /0 <i>id</i>	Add sign-extended imm32 to reg/mem64.
83 /0 <i>ib</i>	Add sign-extended imm8 to reg/mem16
83 /0 <i>ib</i>	Add sign-extended imm8 to reg/mem32.
83 /0 <i>ib</i>	Add sign-extended imm8 to reg/mem64.
00 /r	Add reg8 to reg/mem8.
01 /r	Add reg16 to reg/mem16.
01 /r	Add reg32 to reg/mem32.
01 /r	Add reg64 to reg/mem64.
02 /r	Add reg/mem8 to reg8.
03 /r	Add reg/mem16 to reg16.
03 /r	Add reg/mem32 to reg32.
03 /r	Add reg/mem64 to reg64.
	04 <i>ib</i> 05 <i>iw</i> 05 <i>id</i> 05 <i>id</i> 80 /0 <i>ib</i> 81 /0 <i>iw</i> 81 /0 <i>id</i> 83 /0 <i>ib</i> 83 /0 <i>ib</i> 83 /0 <i>ib</i> 83 /0 <i>ib</i> 83 /0 <i>ib</i> 83 /0 <i>ib</i> 00 /r 01 /r 01 /r 01 /r 01 /r 01 /r 03 /r

#### **Related Instructions**

ADC, SBB, SUB

#### rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
								М				М	Μ	Μ	Μ	М
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0

Note: Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.

Exception	Real		Protecte d	Cause of Exception
Stack, #SS	х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection,	х	Х	Х	A memory address exceeded a data segment limit or was non- canonical.
#GP			Х	The destination operand was in a non-writable segment.
			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

## AND

# Logical AND

Performs a bit-wise logical and operation on the value in a register or memory location (first operand) and an immediate value or the value in a register or memory location (second operand), and stores the result in the first operand location. Both operands cannot be memory locations.

The instruction has two operands:

#### AND dest, src

The instruction sets each bit of the result to 1 if the corresponding bit of both operands is set; otherwise, it clears the bit to 0. The following table shows the truth table for the logical and operation:

X	Y	<b>X</b> and <b>Y</b>
0	0	0
0	1	0
1	0	0
1	1	1

The forms of the AND instruction that write to memory support the LOCK prefix. For details about the LOCK prefix, see "Lock Prefix" on page 11.

Mnemonic	Opcode	Description
AND AL, imm8	24 ib	and the contents of AL with an immediate 8-bit value and store the result in AL.
AND AX, imm16	25 iw	and the contents of AX with an immediate 16-bit value and store the result in AX.
AND EAX, imm32	25 id	and the contents of EAX with an immediate 32-bit value and store the result in EAX.
AND RAX, imm32	25 id	and the contents of RAX with a sign-extended immediate 32-bit value and store the result in RAX.
AND reg/mem8, imm8	80 /4 <i>ib</i>	and the contents of reg/mem8 with imm8.
AND reg/mem16, imm16	81 /4 <i>iw</i>	and the contents of reg/mem16 with imm16.
AND reg/mem32, imm32	81 /4 <i>id</i>	and the contents of reg/mem32 with imm32.
AND reg/mem64, imm32	81 /4 <i>id</i>	and the contents of reg/mem64 with sign-extended imm32.
AND reg/mem16, imm8	83 /4 <i>ib</i>	and the contents of reg/mem16 with a sign-extended 8-bit value.
AND reg/mem32, imm8	83 /4 <i>ib</i>	and the contents of reg/mem32 with a sign-extended 8-bit value.
AND reg/mem64, imm8	83 /4 <i>ib</i>	and the contents of reg/mem64 with a sign-extended 8-bit value.

## 

AMD64 Technology

Mnemonic	Opcode	Description
AND reg/mem8, reg8	20 /r	and the contents of an 8-bit register or memory location with the contents of an 8-bit register.
AND reg/mem16, reg16	21 /r	and the contents of a 16-bit register or memory location with the contents of a 16-bit register.
AND reg/mem32, reg32	21 /r	and the contents of a 32-bit register or memory location with the contents of a 32-bit register.
AND reg/mem64, reg64	21 /r	and the contents of a 64-bit register or memory location with the contents of a 64-bit register.
AND reg8, reg/mem8	22 /r	and the contents of an 8-bit register with the contents of an 8-bit memory location or register.
AND reg16, reg/mem16	23 /r	and the contents of a 16-bit register with the contents of a 16-bit memory location or register.
AND reg32, reg/mem32	23 /r	and the contents of a 32-bit register with the contents of a 32-bit memory location or register.
AND reg64, reg/mem64	23 /r	and the contents of a 64-bit register with the contents of a 64-bit memory location or register.

#### **Related Instructions**

TEST, OR, NOT, NEG, XOR

### rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
								0				М	М	U	М	0
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0
No	Note: Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.															

Exception	Real		Protecte d	Cause of Exception
Stack, #SS	x	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection,	x	Х	Х	A memory address exceeded a data segment limit or was non- canonical.
#GP			Х	The destination operand was in a non-writable segment.
			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

## ANDN

# Logical And-Not

Performs a bit-wise logical and of the second source operand and the one's complement of the first source operand and stores the result into the destination operand.

This instruction has three operands:

```
ANDN dest, src1, src2
```

In 64-bit mode, the operand size is determined by the value of VEX.W. If VEX.W is 1, the operand size is 64-bit; if VEX.W is 0, the operand size is 32-bit. In 32-bit mode, VEX.W is ignored. 16-bit operands are not supported.

The destination operand (dest) is always a general purpose register.

The first source operand (*src1*) is a general purpose register and the second source operand (*src2*) is either a general purpose register or a memory operand.

This instruction implements the following operation:

```
not tmp, src1
and dest, tmp, src2
```

The flags are set according to the result of the and pseudo-operation.

The ANDN instruction is a BMI1 instruction. Support for this instruction is indicated by CPUID  $Fn0000\_0007\_EBX\_x0[BMI1] = 1$ .

For more information on using the CPUID instruction, see the instruction reference page for the CPUID instruction on page 153. For a description of all feature flags related to instruction subset support, see Appendix D, "Instruction Subsets and CPUID Feature Flags," on page 519.

Mnemonic	Encoding							
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode				
ANDN reg32, reg32, reg/mem32	C4	RXB.02	0.src1.0.00	F2 /r				
ANDN reg64, reg64, reg/mem64	C4	RXB.02	1.src1.0.00	F2 /r				

#### **Related Instructions**

BEXTR, BLCI, BLCIC, BLCMSK, BLCS, BLSFILL, BLSI, BLSIC, BLSR, BLSMSK, BSF, BSR, LZCNT, POPCNT, T1MSKC, TZCNT, TZMSK

### rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
								0				М	М	U	U	0
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0
Not	Note: Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.															

Exception		Mode		Cause of Exception
Exception	Real	Virt	Prot	
	Х	Х		BMI instructions are only recognized in protected mode.
Invalid opcode, #UD			х	BMI instructions are not supported as indicated by CPUID Fn0000_0007_EBX_x0[BMI] = 0.
			Х	VEX.L is 1.
Stack, #SS			х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP			х	A memory address exceeded a data segment limit or was non- canonical.
			Х	A null data segment was used to reference memory.
Page fault, #PF			Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC			х	An unaligned memory reference was performed while alignment checking was enabled.

## BEXTR (register form)

## **Bit Field Extract**

Extracts a contiguous field of bits from the first source operand, as specified by the control field setting in the second source operand and puts the extracted field into the least significant bit positions of the destination. The remaining bits in the destination register are cleared to 0.

This instruction has three operands:

BEXTR dest, src, cntl

In 64-bit mode, the operand size is determined by the value of VEX.W. If VEX.W is 1, the operand size is 64-bit; if VEX.W is 0, the operand size is 32-bit. In 32-bit mode, VEX.W is ignored. 16-bit operands are not supported.

The destination (dest) is a general purpose register.

The source operand (src) is either a general purpose register or a memory operand.

The control (*cntl*) operand is a general purpose register that provides two fields describing the range of bits to extract:

- *lsb\_index* (in bits 7:0)—specifies the index of the least significant bit of the field
- *length* (in bits 15:8)—specifies the number of bits in the field.

The position of the extracted field can be expressed as:

 $[lsb\_index + length - 1]$ :  $[lsb\_index]$ 

For example, if the *lsb\_index* is 7 and *length* is 5, then bits 11:7 of the source will be copied to bits 4:0 of the destination, with the rest of the destination being zero-filled. Zeros are provided for any bit positions in the specified range that lie beyond the most significant bit of the source operand. A length value of zero results in all zeros being written to the destination.

This form of the BEXTR instruction is a BMI1 instruction. Support for this instruction is indicated by CPUID  $Fn0000\_0007\_EBX\_x0[BMI1] = 1$ .

For more information on using the CPUID instruction, see the instruction reference page for the CPUID instruction on page 153. For a description of all feature flags related to instruction subset support, see Appendix D, "Instruction Subsets and CPUID Feature Flags," on page 519.

Mnemonic		Enco	oding	
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode
BEXTR reg32, reg/mem32, reg32	C4	RXB.02	0.cntl.0.00	F7 /r
BEXTR reg64, reg/mem64, reg64	C4	RXB.02	1.cntl.0.00	F7 /r

#### **Related Instructions**

ANDN, BLCI, BLCIC, BLCMSK, BLCS, BLSFILL, BLSI, BLSIC, BLSR, BLSMSK, BSF, BSR, LZCNT, POPCNT, T1MSKC, TZCNT, TZMSK

#### rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
								0				U	М	U	U	0
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0

Note: Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.

		Мос	le	
Exception	Real	Virtual 8086	Protected	Cause of Exception
	Х	Х		BMI instructions are only recognized in protected mode.
Invalid opcode, #UD			х	BMI instructions are not supported, as indicated by CPUID Fn0000_0007_EBX_x0[BMI] = 0.
			Х	VEX.L is 1.
Stack, #SS			х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP			Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
Page fault, #PF			Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC			Х	An unaligned memory reference was performed while alignment checking was enabled.

## BEXTR (immediate form)

## **Bit Field Extract**

Extracts a contiguous field of bits from the first source operand, as specified by the control field setting in the second source operand and puts the extracted field into the least significant bit positions of the destination. The remaining bits in the destination register are cleared to 0.

This instruction has three operands:

BEXTR dest, src, cntl

In 64-bit mode, the operand size is determined by the value of XOP.W. If XOP.W is 1, the operand size is 64-bit; if XOP.W is 0, the operand size is 32-bit. In 32-bit mode, XOP.W is ignored. 16-bit operands are not supported.

The destination (dest) is a general purpose register.

The source operand (src) is either a general purpose register or a memory operand.

The control (*cntl*) operand is a 32-bit immediate value that provides two fields describing the range of bits to extract:

- *lsb\_index* (in immediate operand bits 7:0)—specifies the index of the least significant bit of the field
- *length* (in immediate operand bits 15:8)—specifies the number of bits in the field.

The position of the extracted field can be expressed as:

 $[lsb\_index + length - 1]$ :  $[lsb\_index]$ 

For example, if the *lsb\_index* is 7 and *length* is 5, then bits 11:7 of the source will be copied to bits 4:0 of the destination, with the rest of the destination being zero-filled. Zeros are provided for any bit positions in the specified range that lie beyond the most significant bit of the source operand. A length value of zero results in all zeros being written to the destination.

This form of the BEXTR instruction is a TBM instruction. Support for this instruction is indicated by CPUID Fn8000\_0001\_ECX[TBM] =1.

For more information on using the CPUID instruction, see the instruction reference page for the CPUID instruction on page 153. For a description of all feature flags related to instruction subset support, see Appendix D, "Instruction Subsets and CPUID Feature Flags," on page 519.

Mnemonic	Encoding								
	ХОР	RXB.map_select	W.vvvv.L.pp	Opcode					
BEXTR reg32, reg/mem32, imm32	8F	RXB.0A	0.1111.0.00	10 /r /id					
BEXTR reg64, reg/mem64, imm32	8F	RXB.0A	1.1111.0.00	10 /r /id					

#### **Related Instructions**

ANDN, BLCI, BLCIC, BLCMSK, BLCS, BLSFILL, BLSI, BLSIC, BLSR, BLSMSK, BSF, BSR, LZCNT, POPCNT, T1MSKC, TZCNT, TZMSK

#### **rFLAGS** Affected

ID V	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
								0				U	М	U	U	0
21 2	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0

Note: Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.

Exception	Real	Virtual 8086	Protected	Cause of Exception
	Х	Х		TBM instructions are only recognized in protected mode.
Invalid opcode, #UD			х	TBM instructions are not supported, as indicated by CPUID Fn8000_0001_ECX[TBM] = 0.
			Х	XOP.L is 1.
Stack, #SS			х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP			Х	A memory address exceeded a data segment limit or was non-canonical.
•			Х	A null data segment was used to reference memory.
Page fault, #PF			Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC			х	An unaligned memory reference was performed while alignment checking was enabled.

## BLCFILL

Fill From Lowest Clear Bit

Finds the least significant zero bit in the source operand, clears all bits below that bit to 0 and writes the result to the destination. If there is no zero bit in the source operand, the destination is written with all zeros.

This instruction has two operands:

BLCFILL dest, src

In 64-bit mode, the operand size is determined by the value of XOP.W. If XOP.W is 1, the operand size is 64-bit; if XOP.W is 0, the operand size is 32-bit. In 32-bit mode, XOP.W is ignored. 16-bit operands are not supported.

The destination (dest) is a general purpose register.

The source operand (*src*) is a general purpose register or a memory operand.

The BLCFILL instruction effectively performs a bit-wise logical and of the source operand and the result of incrementing the source operand by 1 and stores the result to the destination register:

add tmp, src, 1 and dest, tmp, src

The value of the carry flag of rFLAGS is generated according to the result of the add pseudo-instruction and the remaining arithmetic flags are generated by the and pseudo-instruction.

The BLCFILL instruction is a TBM instruction. Support for this instruction is indicated by CPUID Fn8000\_0001\_ECX[TBM] = 1.

For more information on using the CPUID instruction, see the instruction reference page for the CPUID instruction on page 153. For a description of all feature flags related to instruction subset support, see Appendix D, "Instruction Subsets and CPUID Feature Flags," on page 519.

Mnemonic	Encoding							
	ХОР	RXB.map_select	W.vvvv.L.pp	Opcode				
BLCFILL reg32, reg/mem32	8F	RXB.09	0.dest.0.00	01 /1				
BLCFILL reg64, reg/mem64	8F	RXB.09	1.dest.0.00	01 /1				

#### **Related Instructions**

ANDN, BEXTR, BLCI, BLCIC, BLCMSK, BLCS, BLSFILL, BLSI, BLSIC, BLSR, BLSMSK, BSF, BSR, LZCNT, POPCNT, T1MSKC, TZCNT, TZMSK

### rFLAGS Affected

ID Y	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
								0				Μ	Μ	U	U	М
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0

Note: Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.

Exception	Real	Virtual 8086	Protected	Cause of Exception
	Х	Х		TBM instructions are only recognized in protected mode.
Invalid opcode, #UD			Х	TBM instructions are not supported, as indicated by CPUID Fn8000_0001_ECX[TBM] = 0.
			Х	XOP.L is 1.
Stack, #SS			Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP			Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
Page fault, #PF			Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC			х	An unaligned memory reference was performed while alignment checking was enabled.

## BLCI

## **Isolate Lowest Clear Bit**

Finds the least significant zero bit in the source operand, sets all other bits to 1 and writes the result to the destination. If there is no zero bit in the source operand, the destination is written with all ones.

This instruction has two operands:

```
BLCI dest, src
```

In 64-bit mode, the operand size is determined by the value of XOP.W. If XOP.W is 1, the operand size is 64-bit; if XOP.W is 0, the operand size is 32-bit. In 32-bit mode, XOP.W is ignored. 16-bit operands are not supported.

The destination (dest) is a general purpose register.

The source operand (src) is a general purpose register or a memory operand.

The BLCI instruction effectively performs a bit-wise logical or of the source operand and the inverse of the result of incrementing the source operand by 1, and stores the result to the destination register:

```
add tmp, src, 1
not tmp, tmp
or dest, tmp, src
```

The value of the carry flag of rFLAGS is generated according to the result of the add pseudo-instruction and the remaining arithmetic flags are generated by the or pseudo-instruction.

The BLCI instruction is a TBM instruction. Support for this instruction is indicated by CPUID Fn8000\_0001\_ECX[TBM] = 1.

For more information on using the CPUID instruction, see the instruction reference page for the CPUID instruction on page 153. For a description of all feature flags related to instruction subset support, see Appendix D, "Instruction Subsets and CPUID Feature Flags," on page 519.

Mnemonic	Encoding								
	ХОР	RXB.map_select	W.vvvv.L.pp	Opcode					
BLCI reg32, reg/mem32	8F	RXB.09	0.dest.0.00	02 /6					
BLCI reg64, reg/mem64	8F	RXB.09	1.dest.0.00	02 /6					

#### **Related Instructions**

ANDN, BEXTR, BLCFILL, BLCIC, BLCMSK, BLCS, BLSFILL, BLSI, BLSIC, BLSR, BLSMSK, BSF, BSR, LZCNT, POPCNT, T1MSKC, TZCNT, TZMSK

### rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
								0				М	М	U	U	М
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0

Note: Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.

Exception	Real	Virtual 8086	Protected	Cause of Exception
	Х	Х		TBM instructions are only recognized in protected mode.
Invalid opcode, #UD			Х	TBM instructions are not supported, as indicated by CPUID Fn8000_0001_ECX[TBM] = 0.
			Х	XOP.L is 1.
Stack, #SS			Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP			Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
Page fault, #PF			Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC			х	An unaligned memory reference was performed while alignment checking was enabled.

# BLCIC Isolate Lowest Clear Bit and Complement

Finds the least significant zero bit in the source operand, sets that bit to 1, clears all other bits to 0 and writes the result to the destination. If there is no zero bit in the source operand, the destination is written with all zeros.

This instruction has two operands:

BLCIC dest, src

In 64-bit mode, the operand size is determined by the value of XOP.W. If XOP.W is 1, the operand size is 64-bit; if XOP.W is 0, the operand size is 32-bit. In 32-bit mode, XOP.W is ignored. 16-bit operands are not supported.

The destination (dest) is a general purpose register.

The source operand (*src*) is a general purpose register or a memory operand.

The BLCIC instruction effectively performs a bit-wise logical and of the negation of the source operand and the result of incrementing the source operand by 1, and stores the result to the destination register:

```
add tmp1, src, 1
not tmp2, src
and dest, tmp1,tmp2
```

The value of the carry flag of rFLAGS is generated according to the result of the add pseudoinstruction and the remaining arithmetic flags are generated by the and pseudo-instruction.

The BLCIC instruction is a TBM instruction. Support for this instruction is indicated by CPUID Fn8000\_0001\_ECX[TBM] = 1.

For more information on using the CPUID instruction, see the instruction reference page for the CPUID instruction on page 153. For a description of all feature flags related to instruction subset support, see Appendix D, "Instruction Subsets and CPUID Feature Flags," on page 519.

Mnemonic	Encoding								
	ХОР	RXB.map_select	W.vvvv.L.pp	Opcode					
BLCIC reg32, reg/mem32	8F	RXB.09	0.dest.0.00	01 /5					
BLCIC reg64, reg/mem64	8F	RXB.09	1.dest.0.00	01 /5					

#### **Related Instructions**

ANDN, BEXTR, BLCFILL, BLCI, BLCMSK, BLCS, BLSFILL, BLSI, BLSIC, BLSR, BLSMSK, BSF, BSR, LZCNT, POPCNT, T1MSKC, TZCNT, TZMSK

### rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
								0				М	М	U	U	М
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0

Note: Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.

Exception	Real	Virtual 8086	Protected	Cause of Exception
	Х	Х		TBM instructions are only recognized in protected mode.
Invalid opcode, #UD			Х	TBM instructions are not supported, as indicated by CPUID Fn8000_0001_ECX[TBM] = 0.
			Х	XOP.L is 1.
Stack, #SS			Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP			Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
Page fault, #PF			Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC			х	An unaligned memory reference was performed while alignment checking was enabled.

## BLCMSK

## Mask From Lowest Clear Bit

Finds the least significant zero bit in the source operand, sets that bit to 1, clears all bits above that bit to 0 and writes the result to the destination. If there is no zero bit in the source operand, the destination is written with all ones.

This instruction has two operands:

BLCMSK dest, src

In 64-bit mode, the operand size is determined by the value of XOP.W. If XOP.W is 1, the operand size is 64-bit; if XOP.W is 0, the operand size is 32-bit. In 32-bit mode, XOP.W is ignored. 16-bit operands are not supported.

The destination (dest) is a general purpose register.

The source operand (src) is a general purpose register or a memory operand.

The BLCMSK instruction effectively performs a bit-wise logical xor of the source operand and the result of incrementing the source operand by 1 and stores the result to the destination register:

```
add tmp1, src, 1
xor dest, tmp1,src
```

The value of the carry flag of rFLAGS is generated according to the result of the add pseudoinstruction and the remaining arithmetic flags are generated by the xor pseudo-instruction.

If the input is all ones, the output is a value with all bits set to 1.

The BLCMSK instruction is a TBM instruction. Support for this instruction is indicated by CPUID Fn8000\_0001\_ECX[TBM] = 1.

For more information on using the CPUID instruction, see the instruction reference page for the CPUID instruction on page 153. For a description of all feature flags related to instruction subset support, see Appendix D, "Instruction Subsets and CPUID Feature Flags," on page 519.

#### Instruction Encoding

Mnemonic	Encoding								
	ХОР	RXB.map_select	W.vvvv.L.pp	Opcode					
BLCMSK reg32, reg/mem32	8F	RXB.09	0.dest.0.00	02 /1					
BLCMSK reg64, reg/mem64	8F	RXB.09	1.dest.0.00	02 /1					

#### **Related Instructions**

ANDN, BEXTR, BLCFILL, BLCI, BLCS, BLSFILL, BLSI, BLSIC, BLSR, BLSMSK, BSF, BSR, LZCNT, POPCNT, T1MSKC, TZCNT, TZMSK

### rFLAGS Affected

ID Y	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
								0				Μ	Μ	U	U	М
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0

Note: Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.

Exception	Real	Virtual 8086	Protected	Cause of Exception
	Х	Х		TBM instructions are only recognized in protected mode.
Invalid opcode, #UD			Х	TBM instructions are not supported, as indicated by CPUID Fn8000_0001_ECX[TBM] = 0.
			Х	XOP.L is 1.
Stack, #SS			Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP			Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
Page fault, #PF			Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC			х	An unaligned memory reference was performed while alignment checking was enabled.

## BLCS

# Set Lowest Clear Bit

Finds the least significant zero bit in the source operand, sets that bit to 1 and writes the result to the destination. If there is no zero bit in the source operand, the source is copied to the destination (and CF in rFLAGS is set to 1).

This instruction has two operands:

BLCS dest, src

In 64-bit mode, the operand size is determined by the value of XOP.W. If XOP.W is 1, the operand size is 64-bit; if XOP.W is 0, the operand size is 32-bit. In 32-bit mode, XOP.W is ignored. 16-bit operands are not supported.

The destination (dest) is a general purpose register.

The source operand (src) is a general purpose register or a memory operand.

The BLCS instruction effectively performs a bit-wise logical or of the source operand and the result of incrementing the source operand by 1, and stores the result to the destination register:

add tmp, src, 1 or dest, tmp, src

The value of the carry flag of rFLAGS is generated by the add pseudo-instruction and the remaining arithmetic flags are generated by the or pseudo-instruction.

The BLCS instruction is a TBM instruction. Support for this instruction is indicated by CPUID Fn8000\_0001\_ECX[TBM] = 1.

For more information on using the CPUID instruction, see the instruction reference page for the CPUID instruction on page 153. For a description of all feature flags related to instruction subset support, see Appendix D, "Instruction Subsets and CPUID Feature Flags," on page 519.

Mnemonic	Encoding							
	ХОР	RXB.map_select	W.vvvv.L.pp	Opcode				
BLCS reg32, reg/mem32	8F	RXB.09	0.dest.0.00	01 /3				
BLCS reg64, reg/mem64	8F	RXB.09	1.dest.0.00	01 /3				

#### **Related Instructions**

ANDN, BEXTR, BLCFILL, BLCI, BLCIC, BLCMSK, BLSFILL, BLSI, BLSIC, BLSR, BLSMSK, BSF, BSR, LZCNT, POPCNT, T1MSKC, TZCNT, TZMSK

### rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
								0				М	М	U	U	М
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0

Note: Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.

Exception	Real	Virtual 8086	Protected	Cause of Exception
	Х	Х		TBM instructions are only recognized in protected mode.
Invalid opcode, #UD			Х	TBM instructions are not supported, as indicated by CPUID Fn8000_0001_ECX[TBM] = 0.
			Х	XOP.L is 1.
Stack, #SS			Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP			Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
Page fault, #PF			Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC			х	An unaligned memory reference was performed while alignment checking was enabled.

## BLSFILL

Fill From Lowest Set Bit

Finds the least significant one bit in the source operand, sets all bits below that bit to 1 and writes the result to the destination. If there is no one bit in the source operand, the destination is written with all ones.

This instruction has two operands:

BLSFILL dest, src

In 64-bit mode, the operand size is determined by the value of XOP.W. If XOP.W is 1, the operand size is 64-bit; if XOP.W is 0, the operand size is 32-bit. In 32-bit mode, XOP.W is ignored. 16-bit operands are not supported.

The destination (dest) is a general purpose register.

The source operand (*src*) is a general purpose register or a memory operand.

The BLSFILL instruction effectively performs a bit-wise logical or of the source operand and the result of subtracting 1 from the source operand, and stores the result to the destination register:

sub tmp, src, 1
or dest, tmp, src

The value of the carry flag of rFLAGs is generated by the sub pseudo-instruction and the remaining arithmetic flags are generated by the or pseudo-instruction.

The BLSFILL instruction is a TBM instruction. Support for this instruction is indicated by CPUID Fn8000\_0001\_ECX[TBM] = 1.

For more information on using the CPUID instruction, see the instruction reference page for the CPUID instruction on page 153. For a description of all feature flags related to instruction subset support, see Appendix D, "Instruction Subsets and CPUID Feature Flags," on page 519.

Mnemonic	Encoding							
	ХОР	RXB.map_select	W.vvvv.L.pp	Opcode				
BLSFILL reg32, reg/mem32	8F	RXB.09	0.dest.0.00	01 /2				
BLSFILL reg64, reg/mem64	8F	RXB.09	1.dest.0.00	01 /2				

**Related Instructions** 

ANDN, BEXTR, BLCFILL, BLCI, BLCIC, BLCMSK, BLCS, BLSI, BLSIC, BLSR, BLSMSK, BSF, BSR, LZCNT, POPCNT, T1MSKC, TZCNT, TZMSK

### rFLAGS Affected

ID Y	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
								0				Μ	Μ	U	U	М
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0

Note: Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.

Exception	Real	Virtual 8086	Protected	Cause of Exception
	Х	Х		TBM instructions are only recognized in protected mode.
Invalid opcode, #UD			Х	TBM instructions are not supported, as indicated by CPUID Fn8000_0001_ECX[TBM] = 0.
			Х	XOP.L is 1.
Stack, #SS			Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP			Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
Page fault, #PF			Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC			х	An unaligned memory reference was performed while alignment checking was enabled.

## BLSI

## **Isolate Lowest Set Bit**

Clears all bits in the source operand except for the least significant bit that is set to 1 and writes the result to the destination. If the source is all zeros, the destination is written with all zeros.

This instruction has two operands:

```
BLSI dest, src
```

In 64-bit mode, the operand size is determined by the value of VEX.W. If VEX.W is 1, the operand size is 64-bit; if VEX.W is 0, the operand size is 32-bit. In 32-bit mode, VEX.W is ignored. 16-bit operands are not supported.

The destination (dest) is a general purpose register.

The source operand (src) is either a general purpose register or a bit memory operand.

This instruction implements the following operation:

```
neg tmp, src1
and dst, tmp, src1
```

The value of the carry flag is generated by the neg pseudo-instruction and the remaining status flags are generated by the and pseudo-instruction.

The BLSI instruction is a BMI1 instruction. Support for this instruction is indicated by CPUID  $Fn0000\_0007\_EBX\_x0[BMI1] = 1$ .

For more information on using the CPUID instruction, see the instruction reference page for the CPUID instruction on page 153. For a description of all feature flags related to instruction subset support, see Appendix D, "Instruction Subsets and CPUID Feature Flags," on page 519.

Mnemonic	Encoding							
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode				
BLSI reg32, reg/mem32	C4	RXB.02	0. <i>dest</i> .0.00	F3 /3				
BLSI reg64, reg/mem64	C4	RXB.02	1. <i>dest</i> .0.00	F3 /3				

#### **Related Instructions**

ANDN, BEXTR, BLCI, BLCIC, BLCMSK, BLCS, BLSFILL, BLSIC, BLSR, BLSMSK, BSF, BSR, LZCNT, POPCNT, T1MSKC, TZCNT, TZMSK

### rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
								0				М	М	U	U	М
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0

Note: Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.

		Мос	de	
Exception	Real	Virtual 8086	Protected	Cause of Exception
	Х	Х		BMI instructions are only recognized in protected mode.
Invalid opcode, #UD			Х	BMI instructions are not supported, as indicated by CPUID Fn0000_0007_EBX_x0[BMI] = 0.
			Х	VEX.L is 1.
Stack, #SS			Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP			Х	A memory address exceeded a data segment limit or was non-canonical.
•			Х	A null data segment was used to reference memory.
Page fault, #PF			х	A page fault resulted from the execution of the instruction.
Alignment check, #AC			Х	An unaligned memory reference was performed while alignment checking was enabled.

# BLSIC Isolate Lowest Set Bit and Complement

Finds the least significant bit that is set to 1 in the source operand, clears that bit to 0, sets all other bits to 1 and writes the result to the destination. If there is no one bit in the source operand, the destination is written with all ones.

This instruction has two operands:

BLSIC dest, src

In 64-bit mode, the operand size is determined by the value of XOP.W. If XOP.W is 1, the operand size is 64-bit; if XOP.W is 0, the operand size is 32-bit. In 32-bit mode, XOP.W is ignored. 16-bit operands are not supported.

The destination (dest) is a general purpose register.

The source operand (*src*) is a general purpose register or a memory operand.

The BLSIC instruction effectively performs a bit-wise logical or of the inverse of the source operand and the result of subtracting 1 from the source operand, and stores the result to the destination register:

```
sub tmp1, src, 1
not tmp2, src
or dest, tmp1, tmp2
```

The value of the carry flag of rFLAGS is generated by the sub pseudo-instruction and the remaining arithmetic flags are generated by the or pseudo-instruction.

The BLSR instruction is a TBM instruction. Support for this instruction is indicated by CPUID Fn8000\_0001\_ECX[TBM] = 1.

For more information on using the CPUID instruction, see the instruction reference page for the CPUID instruction on page 153. For a description of all feature flags related to instruction subset support, see Appendix D, "Instruction Subsets and CPUID Feature Flags," on page 519.

Mnemonic		Enco	oding	
	ХОР	RXB.map_select	W.vvvv.L.pp	Opcode
BLSIC reg32, reg/mem32	8F	RXB.09	0.dest.0.00	01 /6
BLSIC reg64, reg/mem64	8F	RXB.09	1.dest.0.00	01 /6

#### **Related Instructions**

ANDN, BEXTR, BLCFILL, BLCI, BLCIC, BLCMSK, BLCS, BLSFILL, BLSI, BLSIC, BLSR, BLSMSK, BSF, BSR, LZCNT, POPCNT, T1MSKC, TZCNT, TZMSK

### rFLAGS Affected

ID Y	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
								0				Μ	Μ	U	U	М
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0

Note: Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.

Exception	Real	Virtual 8086	Protected	Cause of Exception
	Х	Х		TBM instructions are only recognized in protected mode.
Invalid opcode, #UD			Х	TBM instructions are not supported, as indicated by CPUID Fn8000_0001_ECX[TBM] = 0.
			Х	XOP.L is 1.
Stack, #SS			Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP			Х	A memory address exceeded a data segment limit or was non-canonical.
•			Х	A null data segment was used to reference memory.
Page fault, #PF			Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC			х	An unaligned memory reference was performed while alignment checking was enabled.

## BLSMSK

## Mask From Lowest Set Bit

Forms a mask with bits set to 1 from bit 0 up to and including the least significant bit position that is set to 1 in the source operand and writes the mask to the destination. If the value of the source operand is zero, the destination is written with all ones.

This instruction has two operands:

```
BLSMSK dest, src
```

In 64-bit mode, the operand size is determined by the value of VEX.W. If VEX.W is 1, the operand size is 64-bit; if VEX.W is 0, the operand size is 32-bit. In 32-bit mode, VEX.W is ignored. 16-bit operands are not supported.

The destination (dest) is always a general purpose register.

The source operand (*src*) is either a general purpose register or a memory operand and the destination operand (*dest*) is a general purpose register.

This instruction implements the operation:

sub tmp, src1, 1
xor dst, tmp, src1

The value of the carry flag is generated by the sub pseudo-instruction and the remaining status flags are generated by the xor pseudo-instruction.

If the input is zero, the output is a value with all bits set to 1. If this is considered a corner case input, software may test the carry flag to detect the zero input value.

The BLSMSK instruction is a BMI1 instruction. Support for this instruction is indicated by CPUID  $Fn0000\_0007\_EBX\_x0[BMI1] = 1$ .

For more information on using the CPUID instruction, see the instruction reference page for the CPUID instruction on page 153. For a description of all feature flags related to instruction subset support, see Appendix D, "Instruction Subsets and CPUID Feature Flags," on page 519.

Mnemonic		Enco	oding	
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode
BLSMSK reg32, reg/mem32	C4	RXB.02	0. <i>dest</i> .0.00	F3 /2
BLSMSK reg64, reg/mem64	C4	RXB.02	1. <i>dest</i> .0.00	F3 /2

#### **Related Instructions**

ANDN, BEXTR, BLCI, BLCIC, BLCMSK, BLCS, BLSFILL, BLSI, BLSIC, BLSR, BSF, BSR, LZCNT, POPCNT, T1MSKC, TZCNT, TZMSK

### rFLAGS Affected

ID Y	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
								0				Μ	Μ	U	U	М
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0

Note: Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.

		Мос	le	
Exception	Real	Virtual 8086	Protected	Cause of Exception
	Х	Х		BMI instructions are only recognized in protected mode.
Invalid opcode, #UD			Х	BMI instructions are not supported, as indicated by CPUID Fn0000_0007_EBX_x0[BMI] = 0.
			Х	VEX.L is 1.
Stack, #SS			х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP			Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
Page fault, #PF			Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC			х	An unaligned memory reference was performed while alignment checking was enabled.

# BLSR

## **Reset Lowest Set Bit**

Clears the least-significant bit that is set to 1 in the input operand and writes the modified operand to the destination.

This instruction has two operands:

```
BLSR dest, src
```

In 64-bit mode, the operand size is determined by the value of VEX.W. If VEX.W is 1, the operand size is 64-bit; if VEX.W is 0, the operand size is 32-bit. In 32-bit mode, VEX.W is ignored. 16-bit operands are not supported.

The destination (dest) is always a general purpose register.

The source operand (*src*) is either a general purpose register or a memory operand.

This instruction implements the operation:

```
sub tmp, src1, 1
and dst, tmp, src1
```

The value of the carry flag is generated by the sub pseudo-instruction and the remaining status flags are generated by the and pseudo-instruction.

The BLSR instruction is a BMI1 instruction. Support for this instruction is indicated by CPUID  $Fn0000\_0007\_EBX\_x0[BMI1] = 1$ .

For more information on using the CPUID instruction, see the instruction reference page for the CPUID instruction on page 153. For a description of all feature flags related to instruction subset support, see Appendix D, "Instruction Subsets and CPUID Feature Flags," on page 519.

Mnemonic		Enco	oding	
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode
BLSR reg32, reg/mem32	C4	RXB.02	0. <i>dest</i> .0.00	F3 /1
BLSR reg64, reg/mem64	C4	RXB.02	1. <i>dest</i> .0.00	F3 /1

#### **Related Instructions**

ANDN, BEXTR, BLCI, BLCIC, BLCMSK, BLCS, BLSFILL, BLSI, BLSIC, BLSMSK, BSF, BSR, LZCNT, POPCNT, T1MSKC, TZCNT, TZMSK

### rFLAGS Affected

ID Y	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
								0				Μ	М	U	U	М
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0

Note: Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.

	Mode								
Exception	Real	Virtual 8086	Protected	Cause of Exception					
Invalid opcode, #UD	Х	Х		BMI instructions are only recognized in protected mode.					
			Х	BMI instructions are not supported, as indicated by CPUID Fn0000_0007_EBX_x0[BMI] = 0.					
			Х	VEX.L is 1.					
Stack, #SS			х	A memory address exceeded the stack segment limit or was non-canonical.					
General protection, #GP			Х	A memory address exceeded a data segment limit or was non-canonical.					
			Х	A null data segment was used to reference memory.					
Page fault, #PF			Х	A page fault resulted from the execution of the instruction.					
Alignment check, #AC			х	An unaligned memory reference was performed while alignment checking was enabled.					

# BOUND

# **Check Array Bound**

Checks whether an array index (first operand) is within the bounds of an array (second operand). The array index is a signed integer in the specified register. If the operand-size attribute is 16, the array operand is a memory location containing a pair of signed word-integers; if the operand-size attribute is 32, the array operand is a pair of signed doubleword-integers. The first word or doubleword specifies the lower bound of the array and the second word or doubleword specifies the upper bound.

The array index must be greater than or equal to the lower bound and less than or equal to the upper bound. If the index is not within the specified bounds, the processor generates a BOUND range-exceeded exception (#BR).

The bounds of an array, consisting of two words or doublewords containing the lower and upper limits of the array, usually reside in a data structure just before the array itself, making the limits addressable through a constant offset from the beginning of the array. With the address of the array in a register, this practice reduces the number of bus cycles required to determine the effective address of the array bounds.

Using this instruction in 64-bit mode generates an invalid-opcode exception.

Mnemonic	Opcode	Description
BOUND reg16, mem16&mem16	62 /r	Test whether a 16-bit array index is within the bounds specified by the two 16-bit values in mem16&mem16. (Invalid in 64-bit mode.)
BOUND reg32, mem32&mem32	62 /r	Test whether a 32-bit array index is within the bounds specified by the two 32-bit values in mem32&mem32. (Invalid in 64-bit mode.)

## Related Instructions

INT, INT3, INTO

## rFLAGS Affected

None

Exception	Real		Protecte d	Cause of Exception
Bound range, #BR	Х	Х	Х	The bound range was exceeded.
Invalid opcode,	Х	Х	Х	The source operand was a register.
#UD			Х	Instruction was executed in 64-bit mode.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit
General protection,	Х	Х	Х	A memory address exceeded a data segment limit.
#GP			Х	A null data segment was used to reference memory.

# AMD64 Technology

Exception	Virtual 8086	Protecte d	Cause of Exception
Page fault, #PF	Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC	Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

# BSF

# **Bit Scan Forward**

Searches the value in a register or a memory location (second operand) for the least-significant set bit. If a set bit is found, the instruction clears the zero flag (ZF) and stores the index of the least-significant set bit in a destination register (first operand). If the second operand contains 0, the instruction sets ZF to 1 and does not change the contents of the destination register. The bit index is an unsigned offset from bit 0 of the searched value.

Mnemonic	Opcode	Description
BSF reg16, reg/mem16	0F BC /r	Bit scan forward on the contents of reg/mem16.
BSF reg32, reg/mem32	0F BC /r	Bit scan forward on the contents of reg/mem32.
BSF reg64, reg/mem64	0F BC /r	Bit scan forward on the contents of reg/mem64

## **Related Instructions**

BSR

## rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
								U				U	Μ	U	U	U
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0

**Note:** Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.

Exception	Real		Protecte d	Cause of Exception
Stack, #SS	х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	х	х	Х	A memory address exceeded a data segment limit or was non- canonical.
#GF			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

# BSR

# **Bit Scan Reverse**

Searches the value in a register or a memory location (second operand) for the most-significant set bit. If a set bit is found, the instruction clears the zero flag (ZF) and stores the index of the most-significant set bit in a destination register (first operand). If the second operand contains 0, the instruction sets ZF to 1 and does not change the contents of the destination register. The bit index is an unsigned offset from bit 0 of the searched value.

Mnemonic	Opcode	Description
BSR reg16, reg/mem16	0F BD /r	Bit scan reverse on the contents of reg/mem16.
BSR reg32, reg/mem32	0F BD /r	Bit scan reverse on the contents of reg/mem32.
BSR reg64, reg/mem64	0F BD /r	Bit scan reverse on the contents of reg/mem64.

## **Related Instructions**

BSF

## rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
								U				U	М	U	U	U
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0

**Note:** Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.

Exception	Real		Protecte d	Cause of Exception
Stack, #SS	x	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	x	Х	Х	A memory address exceeded the data segment limit or was non-canonical.
#96			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

# **BSWAP**

Byte Swap

Reverses the byte order of the specified register. This action converts the contents of the register from little endian to big endian or vice versa. In a doubleword, bits 7:0 are exchanged with bits 31:24, and bits 15:8 are exchanged with bits 23:16. In a quadword, bits 7:0 are exchanged with bits 63:56, bits 15:8 with bits 55:48, bits 23:16 with bits 47:40, and bits 31:24 with bits 39:32. A subsequent use of the BSWAP instruction with the same operand restores the original value of the operand.

The result of applying the BSWAP instruction to a 16-bit register is undefined. To swap the bytes of a 16-bit register, use the XCHG instruction and specify the respective byte halves of the 16-bit register as the two operands. For example, to swap the bytes of AX, use XCHG AL, AH.

Mnemonic	Opcode	Description
BSWAP reg32	0F C8 + <i>rd</i>	Reverse the byte order of reg32.
BSWAP reg64	0F C8 + <i>rq</i>	Reverse the byte order of <i>reg64</i> .

## **Related Instructions**

XCHG

## rFLAGS Affected

None

## Exceptions

# BT

# Bit Test

Copies a bit, specified by a bit index in a register or 8-bit immediate value (second operand), from a bit string (first operand), also called the bit base, to the carry flag (CF) of the rFLAGS register.

If the bit base operand is a register, the instruction uses the modulo 16, 32, or 64 (depending on the operand size) of the bit index to select a bit in the register.

If the bit base operand is a memory location, bit 0 of the byte at the specified address is the bit base of the bit string. If the bit index is in a register, the instruction selects a bit position relative to the bit base in the range  $-2^{63}$  to  $+2^{63} - 1$  if the operand size is  $64, -2^{31}$  to  $+2^{31} - 1$ , if the operand size is 32, and  $-2^{15}$  to  $+2^{15} - 1$  if the operand size is 16. If the bit index is in an immediate value, the bit selected is that value modulo 16, 32, or 64, depending on operand size.

When the instruction attempts to copy a bit from memory, it accesses 2, 4, or 8 bytes starting from the specified memory address for 16-bit, 32-bit, or 64-bit operand sizes, respectively, using the following formula:

Effective Address + (NumBytes<sub>i</sub> \* (BitOffset DIV NumBits<sub>i\*8</sub>))

When using this bit addressing mechanism, avoid referencing areas of memory close to address space holes, such as references to memory-mapped I/O registers. Instead, use a MOV instruction to load a register from such an address and use a register form of the BT instruction to manipulate the data.

Mnemonic	Opcode	Description
BT reg/mem16, reg16	0F A3 /r	Copy the value of the selected bit to the carry flag.
BT reg/mem32, reg32	0F A3 /r	Copy the value of the selected bit to the carry flag.
BT reg/mem64, reg64	0F A3 /r	Copy the value of the selected bit to the carry flag.
BT reg/mem16, imm8	0F BA /4 <i>ib</i>	Copy the value of the selected bit to the carry flag.
BT reg/mem32, imm8	0F BA /4 <i>ib</i>	Copy the value of the selected bit to the carry flag.
BT reg/mem64, imm8	0F BA /4 <i>ib</i>	Copy the value of the selected bit to the carry flag.

# **Related Instructions**

BTC, BTR, BTS

## rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
								U				U	U	U	U	М
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0
No	te: Bit	s 31:22	2 15 5	3 and	11 are i	reserve	d. A flag set to	o 1 or c	leared	to 0 is I	A (mod	ified) l	Inaffec	ted flag	ns are h	olank.

**Note:** Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.

Exception	Real		Protecte d	Cause of Exception
Stack, #SS	x	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	x	х	Х	A memory address exceeded a data segment limit or was non- canonical.
#96			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

# BTC

# **Bit Test and Complement**

Copies a bit, specified by a bit index in a register or 8-bit immediate value (second operand), from a bit string (first operand), also called the bit base, to the carry flag (CF) of the rFLAGS register, and then complements (toggles) the bit in the bit string.

If the bit base operand is a register, the instruction uses the modulo 16, 32, or 64 (depending on the operand size) of the bit index to select a bit in the register.

If the bit base operand is a memory location, bit 0 of the byte at the specified address is the bit base of the bit string. If the bit index is in a register, the instruction selects a bit position relative to the bit base in the range  $-2^{63}$  to  $+2^{63} - 1$  if the operand size is  $64, -2^{31}$  to  $+2^{31} - 1$ , if the operand size is 32, and  $-2^{15}$  to  $+2^{15} - 1$  if the operand size is 16. If the bit index is in an immediate value, the bit selected is that value modulo 16, 32, or 64, depending the operand size.

This instruction is useful for implementing semaphores in concurrent operating systems. Such an application should precede this instruction with the LOCK prefix. For details about the LOCK prefix, see "Lock Prefix" on page 11.

Mnemonic	Opcode	Description
BTC reg/mem16, reg16	0F BB /r	Copy the value of the selected bit to the carry flag, then complement the selected bit.
BTC reg/mem32, reg32	0F BB /r	Copy the value of the selected bit to the carry flag, then complement the selected bit.
BTC reg/mem64, reg64	0F BB /r	Copy the value of the selected bit to the carry flag, then complement the selected bit.
BTC reg/mem16, imm8	0F BA /7 <i>ib</i>	Copy the value of the selected bit to the carry flag, then complement the selected bit.
BTC reg/mem32, imm8	0F BA /7 <i>ib</i>	Copy the value of the selected bit to the carry flag, then complement the selected bit.
BTC reg/mem64, imm8	0F BA /7 <i>ib</i>	Copy the value of the selected bit to the carry flag, then complement the selected bit.

# **Related Instructions**

BT, BTR, BTS

## rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
								U				U	U	U	U	Μ
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0
No	te: Bit	s 31:22	2 15 5	3. and	1 1 are i	reserve	d. A flag set to	o 1 or c	leared	to 0 is I	A (mod	ified) l	Inaffec	ted flag	us are h	olank.

**Note:** Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.

Exception	Real		Protecte d	Cause of Exception
Stack, #SS	x	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection,	х	х	х	A memory address exceeded a data segment limit or was non- canonical.
#GP			Х	The destination operand was in a non-writable segment.
			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

# BTR

# **Bit Test and Reset**

Copies a bit, specified by a bit index in a register or 8-bit immediate value (second operand), from a bit string (first operand), also called the bit base, to the carry flag (CF) of the rFLAGS register, and then clears the bit in the bit string to 0.

If the bit base operand is a register, the instruction uses the modulo 16, 32, or 64 (depending on the operand size) of the bit index to select a bit in the register.

If the bit base operand is a memory location, bit 0 of the byte at the specified address is the bit base of the bit string. If the bit index is in a register, the instruction selects a bit position relative to the bit base in the range  $-2^{63}$  to  $+2^{63} - 1$  if the operand size is  $64, -2^{31}$  to  $+2^{31} - 1$ , if the operand size is 32, and  $-2^{15}$  to  $+2^{15} - 1$  if the operand size is 16. If the bit index is in an immediate value, the bit selected is that value modulo 16, 32, or 64, depending on the operand size.

This instruction is useful for implementing semaphores in concurrent operating systems. Such applications should precede this instruction with the LOCK prefix. For details about the LOCK prefix, see "Lock Prefix" on page 11.

Opcode	Description
0F B3 /r	Copy the value of the selected bit to the carry flag, then clear the selected bit.
0F B3 /r	Copy the value of the selected bit to the carry flag, then clear the selected bit.
0F B3 /r	Copy the value of the selected bit to the carry flag, then clear the selected bit.
0F BA /6 <i>ib</i>	Copy the value of the selected bit to the carry flag, then clear the selected bit.
0F BA /6 <i>ib</i>	Copy the value of the selected bit to the carry flag, then clear the selected bit.
0F BA /6 <i>ib</i>	Copy the value of the selected bit to the carry flag, then clear the selected bit.
	0F B3 /r 0F B3 /r 0F B3 /r 0F BA /6 <i>ib</i> 0F BA /6 <i>ib</i>

# **Related Instructions**

BT, BTC, BTS

## rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
								U				U	U	U	U	Μ
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0
No	te: Bit	s 31:22	2 15 5	3. and	1 1 are i	reserve	d. A flag set to	o 1 or c	leared	to 0 is I	A (mod	ified) l	Inaffec	ted flag	ns are h	olank.

**Note:** Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.

Exception	Real		Protecte d	Cause of Exception
Stack, #SS	x	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection,	х	Х	Х	A memory address exceeded a data segment limit or was non- canonical.
#GP			Х	The destination operand was in a non-writable segment.
			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

# BTS

# **Bit Test and Set**

Copies a bit, specified by bit index in a register or 8-bit immediate value (second operand), from a bit string (first operand), also called the bit base, to the carry flag (CF) of the rFLAGS register, and then sets the bit in the bit string to 1.

If the bit base operand is a register, the instruction uses the modulo 16, 32, or 64 (depending on the operand size) of the bit index to select a bit in the register.

If the bit base operand is a memory location, bit 0 of the byte at the specified address is the bit base of the bit string. If the bit index is in a register, the instruction selects a bit position relative to the bit base in the range  $-2^{63}$  to  $+2^{63} - 1$  if the operand size is  $64, -2^{31}$  to  $+2^{31} - 1$ , if the operand size is 32, and  $-2^{15}$  to  $+2^{15} - 1$  if the operand size is 16. If the bit index is in an immediate value, the bit selected is that value modulo 16, 32, or 64, depending on the operand size.

This instruction is useful for implementing semaphores in concurrent operating systems. Such applications should precede this instruction with the LOCK prefix. For details about the LOCK prefix, see "Lock Prefix" on page 11.

Mnemonic	Opcode	Description
BTS reg/mem16, reg16	0F AB /r	Copy the value of the selected bit to the carry flag, then set the selected bit.
BTS reg/mem32, reg32	0F AB /r	Copy the value of the selected bit to the carry flag, then set the selected bit.
BTS reg/mem64, reg64	0F AB /r	Copy the value of the selected bit to the carry flag, then set the selected bit.
BTS reg/mem16, imm8	0F BA /5 <i>ib</i>	Copy the value of the selected bit to the carry flag, then set the selected bit.
BTS reg/mem32, imm8	0F BA /5 <i>ib</i>	Copy the value of the selected bit to the carry flag, then set the selected bit.
BTS reg/mem64, imm8	0F BA /5 <i>ib</i>	Copy the value of the selected bit to the carry flag, then set the selected bit.

# **Related Instructions**

BT, BTC, BTR

## rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
								U				U	U	U	U	М
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0
No	te: Bit	s 31:22	2 15 5	3 and	11 are i	reserve	d. A flag set to	o 1 or c	leared	to 0 is I	A (mod	ified) l	Inaffec	ted flag	ns are h	olank.

**Note:** Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.

Exception	Real		Protecte d	Cause of Exception
Stack, #SS	x	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection,	х	х	Х	A memory address exceeded a data segment limit or was non- canonical.
#GP			Х	The destination operand was in a non-writable segment.
			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

# BZHI

# Zero High Bits

Copies bits, left to right, from the first source operand starting with the bit position specified by the second source operand (*index*), writes these bits to the destination, and clears all the bits in positions greater than *index*.

This instruction has three operands:

BZHI dest, src, index

In 64-bit mode, the operand size  $(op\_size)$  is determined by the value of VEX.W. If VEX.W is 1, the operand size is 64 bits; if VEX.W is 0, the operand size is 32 bits. In 32-bit mode, VEX.W is ignored. 16-bit operands are not supported.

The destination (*dest*) is a general purpose register. The first source operand (*src*) is either a general purpose register or a memory operand. The second source operand is a general purpose register. Bits [7:0] of this register, treated as an unsigned 8-bit integer, specify the index of the most-significant bit of the first source operand to be copied to the corresponding bit of the destination. Bits [ $op_size_{1:index+1}$ ] of the destination are cleared.

If the value of *index* is greater than or equal to the operand size, *index* is set to (*op\_size-1*). In this case, the CF flag is set.

This instruction is a BMI2 instruction. Support for this instruction is indicated by CPUID  $Fn0000\_0007\_EBX\_x0[BMI2] = 1$ .

For more information on using the CPUID instruction, see the instruction reference page for the CPUID instruction on page 153. For a description of all feature flags related to instruction subset support, see Appendix D, "Instruction Subsets and CPUID Feature Flags," on page 519.

Mnemonic		Enco	ding	
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode
BZHI reg32, reg/mem32, reg32	C4	RXB.02	0. <i>index</i> .0.00	F5 /r
BZHI reg64, reg/mem64, reg64	C4	RXB.02	1. <i>index</i> .0.00	F5 /r

## **Related Instructions**

## rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
								0				М	М	U	U	М
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0

Note: Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.

		Мос	le	
Exception	Real	Virtual 8086	Protected	Cause of Exception
	Х	Х		BMI2 instructions are only recognized in protected mode.
Invalid opcode, #UD			Х	BMI2 instructions are not supported, as indicated by CPUID Fn0000_0007_EBX_x0[BMI2] = 0.
			Х	VEX.L is 1.
Stack, #SS			х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP			Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
Page fault, #PF			Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC			Х	An unaligned memory reference was performed while alignment checking was enabled.

# CALL (Near)

# **Near Procedure Call**

Pushes the offset of the next instruction onto the stack and branches to the target address, which contains the first instruction of the called procedure. The target operand can specify a register, a memory location, or a label. A procedure accessed by a near CALL is located in the same code segment as the CALL instruction.

If the CALL target is specified by a register or memory location, then a 16-, 32-, or 64-bit rIP is read from the operand, depending on the operand size. A 16- or 32-bit rIP is zero-extended to 64 bits.

If the CALL target is specified by a displacement, the signed displacement is added to the rIP (of the following instruction), and the result is truncated to 16, 32, or 64 bits, depending on the operand size. The signed displacement is 16 or 32 bits, depending on the operand size.

In all cases, the rIP of the instruction after the CALL is pushed on the stack, and the size of the stack push (16, 32, or 64 bits) depends on the operand size of the CALL instruction.

For near calls in 64-bit mode, the operand size defaults to 64 bits. The E8 opcode results in RIP = RIP + 32-bit signed displacement and the FF /2 opcode results in RIP = 64-bit offset from register or memory. No prefix is available to encode a 32-bit operand size in 64-bit mode.

At the end of the called procedure, RET is used to return control to the instruction following the original CALL. When RET is executed, the rIP is popped off the stack, which returns control to the instruction after the CALL.

See CALL (Far) for information on far calls—calls to procedures located outside of the current code segment. For details about control-flow instructions, see "Control Transfers" in Volume 1, and "Control-Transfer Privilege Checks" in Volume 2.

Mnemonic	Opcode	Description
CALL rel16off	E8 <i>iw</i>	Near call with the target specified by a 16-bit relative displacement.
CALL rel32off	E8 id	Near call with the target specified by a 32-bit relative displacement.
CALL reg/mem16	FF /2	Near call with the target specified by reg/mem16.
CALL reg/mem32	FF /2	Near call with the target specified by <i>reg/mem32</i> . (There is no prefix for encoding this in 64-bit mode.)
CALL reg/mem64	FF /2	Near call with the target specified by reg/mem64.

For details about control-flow instructions, see "Control Transfers" in Volume 1, and "Control-Transfer Privilege Checks" in Volume 2.

## **Related Instructions**

CALL(Far), RET(Near), RET(Far)

## rFLAGS Affected

None.

Exception	Real		Protecte d	Cause of Exception
Stack, #SS	x	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
	x	х	Х	A memory address exceeded a data segment limit or was non- canonical.
General protection, #GP	х	Х	Х	The target offset exceeded the code segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
Alignment Check, #AC		х	Х	An unaligned memory reference was performed while alignment checking was enabled.
Page Fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

# CALL (Far)

# Far Procedure Call

Pushes procedure linking information onto the stack and branches to the target address, which contains the first instruction of the called procedure. The operand specifies a target selector and offset.

The instruction can specify the target directly, by including the far pointer in the CALL (Far) opcode itself, or indirectly, by referencing a far pointer in memory. In 64-bit mode, only indirect far calls are allowed, executing a direct far call (opcode 9A) generates an undefined opcode exception. For both direct and indirect far calls, if the CALL (Far) operand-size is 16 bits, the instruction's operand is a 16-bit selector followed by a 16-bit offset. If the operand-size is 32 or 64 bits, the operand is a 16-bit selector followed by a 32-bit offset.

The target selector used by the instruction can be a code selector in all modes. Additionally, the target selector can reference a call gate in protected mode, or a task gate or TSS selector in legacy protected mode.

- *Target is a code selector*—The CS:rIP of the next instruction is pushed to the stack, using operandsize stack pushes. Then code is executed from the target CS:rIP. In this case, the target offset can only be a 16- or 32-bit value, depending on operand-size, and is zero-extended to 64 bits. No CPL change is allowed.
- *Target is a call gate*—The call gate specifies the actual target code segment and offset. Call gates allow calls to the same or more privileged code. If the target segment is at the same CPL as the current code segment, the CS:rIP of the next instruction is pushed to the stack.

If the CALL (Far) changes privilege level, then a stack-switch occurs, using an inner-level stack pointer from the TSS. The CS:rIP of the next instruction is pushed to the new stack. If the mode is legacy mode and the param-count field in the call gate is non-zero, then up to 31 operands are copied from the caller's stack to the new stack. Finally, the caller's SS:rSP is pushed to the new stack.

When calling through a call gate, the stack pushes are 16-, 32-, or 64-bits, depending on the size of the call gate. The size of the target rIP is also 16, 32, or 64 bits, depending on the size of the call gate. If the target rIP is less than 64 bits, it is zero-extended to 64 bits. Long mode only allows 64-bit call gates that must point to 64-bit code segments.

• *Target is a task gate or a TSS*—If the mode is legacy protected mode, then a task switch occurs. See "Hardware Task-Management in Legacy Mode" in volume 2 for details about task switches. Hardware task switches are not supported in long mode.

See CALL (Near) for information on near calls—calls to procedures located inside the current code segment. For details about control-flow instructions, see "Control Transfers" in Volume 1, and "Control-Transfer Privilege Checks" in Volume 2.

Mnemonic	Opcode	Description
CALL FAR pntr16:16	9A cd	Far call direct, with the target specified by a far pointer contained in the instruction. (Invalid in 64-bit mode.)
CALL FAR pntr16:32	9A <i>cp</i>	Far call direct, with the target specified by a far pointer contained in the instruction. (Invalid in 64-bit mode.)
CALL FAR mem16:16	FF /3	Far call indirect, with the target specified by a far pointer in memory.
CALL FAR mem16:32	FF /3	Far call indirect, with the target specified by a far pointer in memory.

### Action

```
// See "Pseudocode Definition" on page 57.
```

```
CALLF_START:
```

```
IF (REAL_MODE)
CALLF_REAL_OR_VIRTUAL
ELSIF (PROTECTED_MODE)
CALLF_PROTECTED
ELSE // (VIRTUAL_MODE)
CALLF_REAL_OR_VIRTUAL
CALLF_REAL_OR_VIRTUAL:
IF (OPCODE == callf [mem]) // CALLF Indirect
{
```

CS.sel = temp\_CS CS.base = temp\_CS SHL 4 RIP = temp\_RIP EXIT

AMD64 Technology

```
CALLF PROTECTED:
       IF (OPCODE == callf [mem]) //CALLF Indirect
       {
           temp offset = READ MEM.z [mem]
           temp sel = READ MEM.w [mem+Z]
       }
       ELSE // (OPCODE == callf direct)
       {
         IF (64BIT MODE)
              EXCEPTION [#UD]
                                // 'CALLF direct' is illegal in 64-bit mode.
        temp offset = z-sized offset specified in the instruction
                         zero-extended to 64 bits
        temp sel = selector specified in the instruction
       }
       temp desc = READ DESCRIPTOR (temp sel, cs chk)
       IF (temp desc.attr.type == 'available tss')
           TASK SWITCH
                         // Using temp sel as the target TSS selector.
       ELSIF (temp desc.attr.type == 'taskgate')
           TASK SWITCH
                         // Using the TSS selector in the task gate
                          // as the target TSS.
       ELSIF (temp desc.attr.type == 'code')
                          // If the selector refers to a code descriptor, then
                          // the offset we read is the target RIP.
       {
           temp RIP = temp offset
           CS = temp desc
           PUSH.v old CS
           PUSH.v next RIP
           IF ((!64BIT MODE) && (temp RIP > CS.limit))
                                      // temp RIP can't be non-canonical because
               EXCEPTION [#GP(0)]
                                        // it's a 16- or 32-bit offset, zero-
extended
                                      // to 64 bits.
           RIP = temp RIP
           EXIT
       }
       ELSE
             // (temp desc.attr.type == 'callgate')
              // If the selector refers to a call gate, then
              // the target CS and RIP both come from the call gate.
       {
           IF (LONG MODE)
                        // The size of the gate controls the size of the stack
pushes.
               V=8-byte
                       // Long mode only uses 64-bit call gates, force 8-byte
opsize.
           ELSIF (temp desc.attr.type == 'callgate32')
               V=4-byte
```

### 24594—Rev. 3.21—October 2013

AMD64 Technology

```
// Legacy mode, using a 32-bit call-gate, force 4-byte
opsize.
           ELSE
                      // (temp desc.attr.type == 'callgate16')
               V=2-byte
                        // Legacy mode, using a 16-bit call-gate, force 2-byte
opsize.
           temp RIP = temp desc.offset
                             // In long mode, we need to read the 2nd half of a
           IF (LONG MODE)
                                // 16-byte call-gate from the GDT/LDT, to get the
upper
                             // 32 bits of the target RIP.
           {
               temp upper = READ MEM.q [temp sel+8]
               IF (temp upper's extended attribute bits != 0)
                   EXCEPTION [#GP(temp sel)]
               temp RIP = tempRIP + (temp upper SHL 32)
                              // Concatenate both halves of RIP
           }
           CS = READ DESCRIPTOR (temp desc.segment, clg chk)
           IF (CS.attr.conforming==1)
              temp CPL = CPL
           ELSE
              temp CPL = CS.attr.dpl
           IF (CPL==temp CPL)
           {
               PUSH.v old CS
               PUSH.v next RIP
               IF ((64BIT MODE) && (temp RIP is non-canonical)
                  || (!64BIT MODE) && (temp RIP > CS.limit))
               {
                   EXCEPTION [#GP(0)]
               }
               RIP = temp RIP
               EXIT
           }
           ELSE // (CPL != temp CPL), Changing privilege level.
           {
              CPL = temp CPL
              temp ist = 0
                                    // Call-far doesn't use ist pointers.
               temp SS desc:temp RSP = READ INNER LEVEL STACK POINTER (CPL,
temp ist)
              RSP.q = temp RSP
              SS = temp SS desc
```

AMD64 Technology

```
// #SS on this and following pushes use
   PUSH.v old SS
                         // SS.sel as error code.
   PUSH.v old RSP
   IF (LEGACY MODE)
                        // Legacy-mode call gates have
                        // a param count field.
   {
        temp PARAM COUNT = temp desc.attr.param count
        FOR (I=temp PARAM COUNT; I>0; I--)
        {
            temp DATA = READ MEM.v [old SS:(old RSP+I*V)]
            PUSH.v temp DATA
        }
   }
   PUSH.v old CS
   PUSH.v next RIP
    IF ((64BIT MODE) && (temp RIP is non-canonical)
       || (!64BIT MODE) && (temp RIP > CS.limit))
    {
        EXCEPTION [#GP(0)]
    }
    RIP = temp RIP
    EXIT
}
```

## **Related Instructions**

}

CALL (Near), RET (Near), RET (Far)

# rFLAGS Affected

None, unless a task switch occurs, in which case all flags are modified.

			Protecte	
Exception	Real	8086	d	Cause of Exception
Invalid opcode,	Х	Х	Х	The far CALL indirect opcode (FF /3) had a register operand.
#UD			Х	The far CALL direct opcode (9A) was executed in 64-bit mode.
			Х	As part of a stack switch, the target stack segment selector or rSP in the TSS was beyond the TSS limit.
			Х	As part of a stack switch, the target stack segment selector in the TSS was a null selector.
			Х	As part of a stack switch, the target stack selector's TI bit was set, but LDT selector was a null selector.
Invalid TSS, #TS (selector)			Х	As part of a stack switch, the target stack segment selector in the TSS was beyond the limit of the GDT or LDT descriptor table.
			Х	As part of a stack switch, the target stack segment selector in the TSS contained a RPL that was not equal to its DPL.
			Х	As part of a stack switch, the target stack segment selector in the TSS contained a DPL that was not equal to the CPL of the code segment selector.
			Х	As part of a stack switch, the target stack segment selector in the TSS was not a writable segment.
Segment not present, #NP (selector)			х	The accessed code segment, call gate, task gate, or TSS was not present.
Stack, #SS	х	х	х	A memory address exceeded the stack segment limit or was non-canonical, and no stack switch occurred.
Stack, #SS			Х	After a stack switch, a memory access exceeded the stack segment limit or was non-canonical.
(selector)			Х	As part of a stack switch, the SS register was loaded with a non-null segment selector and the segment was marked not present.
	х	Х	Х	A memory address exceeded a data segment limit or was non- canonical.
General protection, #GP	х	Х	Х	The target offset exceeded the code segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.

# AMD64 Technology

		Virtual	Protecte	
Exception	Real	8086	d	Cause of Exception
			Х	The target code segment selector was a null selector.
			Х	A code, call gate, task gate, or TSS descriptor exceeded the descriptor table limit.
			Х	A segment selector's TI bit was set but the LDT selector was a null selector.
			х	The segment descriptor specified by the instruction was not a code segment, task gate, call gate or available TSS in legacy mode, or not a 64-bit code segment or a 64-bit call gate in long mode.
			х	The RPL of the non-conforming code segment selector specified by the instruction was greater than the CPL, or its DPL was not equal to the CPL.
General protection, #GP (selector)			Х	The DPL of the conforming code segment descriptor specified by the instruction was greater than the CPL.
			х	The DPL of the callgate, taskgate, or TSS descriptor specified by the instruction was less than the CPL, or less than its own RPL.
			х	The segment selector specified by the call gate or task gate was a null selector.
			х	The segment descriptor specified by the call gate was not a code segment in legacy mode, or not a 64-bit code segment in long mode.
			Х	The DPL of the segment descriptor specified by the call gate was greater than the CPL.
			Х	The 64-bit call gate's extended attribute bits were not zero.
			Х	The TSS descriptor was found in the LDT.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

# **Convert to Sign-Extended**

# CBW CWDE CDQE

Copies the sign bit in the AL or eAX register to the upper bits of the rAX register. The effect of this instruction is to convert a signed byte, word, or doubleword in the AL or eAX register into a signed word, doubleword, or quadword in the rAX register. This action helps avoid overflow problems in signed number arithmetic.

The CDQE mnemonic is meaningful only in 64-bit mode.

Mnemonic	Opcode	Description
CBW	98	Sign-extend AL into AX.
CWDE	98	Sign-extend AX into EAX.
CDQE	98	Sign-extend EAX into RAX.

# **Related Instructions**

CWD, CDQ, CQO

## **rFLAGS** Affected

None

### Exceptions

# **Convert to Sign-Extended**

CWD CDQ CQO

Copies the sign bit in the rAX register to all bits of the rDX register. The effect of this instruction is to convert a signed word, doubleword, or quadword in the rAX register into a signed doubleword, quadword, or double-quadword in the rDX:rAX registers. This action helps avoid overflow problems in signed number arithmetic.

The CQO mnemonic is meaningful only in 64-bit mode.

Mnemonic	Opcode	Description
CWD	99	Sign-extend AX into DX:AX.
CDQ	99	Sign-extend EAX into EDX:EAX.
CQO	99	Sign-extend RAX into RDX:RAX.

## **Related Instructions**

CBW, CWDE, CDQE

## rFLAGS Affected

None

## Exceptions

# CLC

**Clear Carry Flag** 

Clears the carry flag (CF) in the rFLAGS register to zero.

Mnemonic	Opcode	Description
CLC	F8	Clear the carry flag (CF) to zero.

## **Related Instructions**

STC, CMC

## rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
																0
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0
No	Note: Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.															

# Exceptions

AMD64 Technology

# CLD

# **Clear Direction Flag**

Clears the direction flag (DF) in the rFLAGS register to zero. If the DF flag is 0, each iteration of a string instruction increments the data pointer (index registers rSI or rDI). If the DF flag is 1, the string instruction decrements the pointer. Use the CLD instruction before a string instruction to make the data pointer increment.

Mnemonic	Opcode	Description
CLD	FC	Clear the direction flag (DF) to zero.

### **Related Instructions**

CMPSx, INSx, LODSx, MOVSx, OUTSx, SCASx, STD, STOSx

### **rFLAGS** Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
									0							
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0
No	Note:       Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.															

## Exceptions

# CLFLUSH

# **Cache Line Flush**

Flushes the cache line specified by the *mem8* linear-address. The instruction checks all levels of the cache hierarchy—internal caches and external caches—and invalidates the cache line in every cache in which it is found. If a cache contains a dirty copy of the cache line (that is, the cache line is in the *modified* or *owned* MOESI state), the line is written back to memory before it is invalidated. The instruction sets the cache-line MOESI state to *invalid*.

The instruction also checks the physical address corresponding to the linear-address operand against the processor's write-combining buffers. If the write-combining buffer holds data intended for that physical address, the instruction writes the entire contents of the buffer to memory. This occurs even though the data is not cached in the cache hierarchy. In a multiprocessor system, the instruction checks the write-combining buffers only on the processor that executed the CLFLUSH instruction.

The CLFLUSH instruction is weakly-ordered with respect to other instructions that operate on memory. Speculative loads initiated by the processor, or specified explicitly using cache-prefetch instructions, can be reordered around a CLFLUSH instruction. Such reordering can invalidate a speculatively prefetched cache line, unintentionally defeating the prefetch operation. The only way to avoid this situation is to use the MFENCE instruction after the CLFLUSH instruction to force strong-ordering of the CLFLUSH instruction with respect to subsequent memory operations. The CLFLUSH instruction may also take effect on a cache line while stores from previous store instructions are still pending in the store buffer. To ensure that such stores are included in the cache line that is flushed, use an MFENCE instruction ahead of the CLFLUSH instruction. Such stores would otherwise cause the line to be re-cached and modified after the CLFLUSH completed. The LFENCE, SFENCE, and serializing instructions are *not* ordered with respect to CLFLUSH.

The CLFLUSH instruction behaves like a load instruction with respect to setting the page-table accessed and dirty bits. That is, it sets the page-table accessed bit to 1, but does not set the page-table dirty bit.

The CLFLUSH instruction executes at any privilege level. CLFLUSH performs all the segmentation and paging checks that a 1-byte read would perform, except that it also allows references to execute-only segments.

The CLFLUSH instruction is supported if the feature flag CPUID Fn0000\_0001\_EDX[CLFSH] is set. The 8-bit field CPUID Fn 0000\_0001\_EBX[CLFlush] returns the size of the cacheline in quadwords.

For more information on using the CPUID instruction, see the instruction reference page for the CPUID instruction on page 153. For a description of all feature flags related to instruction subset support, see Appendix D, "Instruction Subsets and CPUID Feature Flags," on page 519.

Mnemonic	Opcode	Description
CLFLUSH mem8	0F AE /7	flush cache line containing mem8.

AMD64 Technology

# **Related Instructions**

INVD, WBINVD

## rFLAGS Affected

None

Exception (vector)	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	CLFLUSH instruction is not supported, as indicated by CPUID Fn0000_0001_EDX[CLFSH] = 0.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
#GP			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

# CMC

# **Complement Carry Flag**

Complements (toggles) the carry flag (CF) bit of the rFLAGS register.

Mnemonic	Opcode	Description
CMC	F5	Complement the carry flag (CF).

## **Related Instructions**

CLC, STC

## rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
																М
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0
No	Note: Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.															

# Exceptions

# CMOVcc

# **Conditional Move**

Conditionally moves a 16-bit, 32-bit, or 64-bit value in memory or a general-purpose register (second operand) into a register (first operand), depending upon the settings of condition flags in the rFLAGS register. If the condition is not satisfied, the destination register is not modified. For the memory-based forms of CMOVcc, memory-related exceptions may be reported even if the condition is false. In 64-bit mode, CMOVcc with a 32-bit operand size will clear the upper 32 bits of the destination register even if the condition is false.

The mnemonics of CMOVcc instructions denote the condition that must be satisfied. Most assemblers provide instruction mnemonics with A (above) and B (below) tags to supply the semantics for manipulating unsigned integers. Those with G (greater than) and L (less than) tags deal with signed integers. Many opcodes may be represented by synonymous mnemonics. For example, the CMOVL instruction is synonymous with the CMOVNGE instruction and denote the instruction with the opcode OF 4C.

The feature flag CPUID Fn0000\_0001\_EDX[CMOV] or CPUID Fn8000\_0001\_EDX[CMOV] =1 indicates support for CMOV*cc* instructions on a particular processor implementation.

For more information on using the CPUID instruction, see the instruction reference page for the CPUID instruction on page 153. For a description of all feature flags related to instruction subset support, see Appendix D, "Instruction Subsets and CPUID Feature Flags," on page 519.

Mnemonic	Opcode	Description
CMOVO reg16, reg/mem16 CMOVO reg32, reg/mem32 CMOVO reg64, reg/mem64	0F 40 /r	Move if overflow (OF = 1).
CMOVNO reg16, reg/mem16 CMOVNO reg32, reg/mem32 CMOVNO reg64, reg/mem64	0F 41 /r	Move if not overflow (OF = 0).
CMOVB reg16, reg/mem16 CMOVB reg32, reg/mem32 CMOVB reg64, reg/mem64	0F 42 /r	Move if below (CF = 1).
CMOVC reg16, reg/mem16 CMOVC reg32, reg/mem32 CMOVC reg64, reg/mem64	0F 42 /r	Move if carry (CF = 1).
CMOVNAE reg16, reg/mem16 CMOVNAE reg32, reg/mem32 CMOVNAE reg64, reg/mem64	0F 42 /r	Move if not above or equal (CF = 1).
CMOVNB reg16,reg/mem16 CMOVNB reg32,reg/mem32 CMOVNB reg64,reg/mem64	0F 43 /r	Move if not below (CF = 0).
CMOVNC reg16,reg/mem16 CMOVNC reg32,reg/mem32 CMOVNC reg64,reg/mem64	0F 43 /r	Move if not carry (CF = 0).

### 24594—Rev. 3.21—October 2013

Mnemonic	Opcode	Description
CMOVAE reg16, reg/mem16 CMOVAE reg32, reg/mem32 CMOVAE reg64, reg/mem64	0F 43 /r	Move if above or equal ( $CF = 0$ ).
CMOVZ reg16, reg/mem16 CMOVZ reg32, reg/mem32 CMOVZ reg64, reg/mem64	0F 44 /r	Move if zero (ZF = 1).
CMOVE reg16, reg/mem16 CMOVE reg32, reg/mem32 CMOVE reg64, reg/mem64	0F 44 /r	Move if equal (ZF =1).
CMOVNZ reg16, reg/mem16 CMOVNZ reg32, reg/mem32 CMOVNZ reg64, reg/mem64	0F 45 /r	Move if not zero (ZF = 0).
CMOVNE reg16, reg/mem16 CMOVNE reg32, reg/mem32 CMOVNE reg64, reg/mem64	0F 45 /r	Move if not equal (ZF = 0).
CMOVBE reg16, reg/mem16 CMOVBE reg32, reg/mem32 CMOVBE reg64, reg/mem64	0F 46 /r	Move if below or equal ( $CF = 1 \text{ or } ZF = 1$ ).
CMOVNA reg16, reg/mem16 CMOVNA reg32, reg/mem32 CMOVNA reg64, reg/mem64	0F 46 /r	Move if not above (CF = 1 or ZF = 1).
CMOVNBE reg16, reg/mem16 CMOVNBE reg32,reg/mem32 CMOVNBE reg64,reg/mem64	0F 47 /r	Move if not below or equal ( $CF = 0$ and $ZF = 0$ ).
CMOVA reg16, reg/mem16 CMOVA reg32, reg/mem32 CMOVA reg64, reg/mem64	0F 47 /r	Move if above (CF = 0 and ZF = 0).
CMOVS reg16, reg/mem16 CMOVS reg32, reg/mem32 CMOVS reg64, reg/mem64	0F 48 /r	Move if sign (SF =1).
CMOVNS reg16, reg/mem16 CMOVNS reg32, reg/mem32 CMOVNS reg64, reg/mem64	0F 49 <i>/r</i>	Move if not sign (SF = 0).
CMOVP reg16, reg/mem16 CMOVP reg32, reg/mem32 CMOVP reg64, reg/mem64	0F 4A /r	Move if parity (PF = 1).
CMOVPE reg16, reg/mem16 CMOVPE reg32, reg/mem32 CMOVPE reg64, reg/mem64	0F 4A /r	Move if parity even (PF = 1).
CMOVNP reg16, reg/mem16 CMOVNP reg32, reg/mem32 CMOVNP reg64, reg/mem64	0F 4B /r	Move if not parity (PF = 0).
CMOVPO reg16, reg/mem16 CMOVPO reg32, reg/mem32 CMOVPO reg64, reg/mem64	0F 4B /r	Move if parity odd (PF = 0).

# 

# AMD64 Technology

Mnemonic	Opcode	Description
CMOVL reg16, reg/mem16 CMOVL reg32, reg/mem32 CMOVL reg64, reg/mem64	0F 4C /r	Move if less (SF <> OF).
CMOVNGE reg16, reg/mem16 CMOVNGE reg32, reg/mem32 CMOVNGE reg64, reg/mem64	0F 4C /r	Move if not greater or equal (SF <> OF).
CMOVNL reg16, reg/mem16 CMOVNL reg32, reg/mem32 CMOVNL reg64, reg/mem64	0F 4D /r	Move if not less (SF = OF).
CMOVGE reg16, reg/mem16 CMOVGE reg32, reg/mem32 CMOVGE reg64, reg/mem64	0F 4D /r	Move if greater or equal (SF = OF).
CMOVLE reg16, reg/mem16 CMOVLE reg32, reg/mem32 CMOVLE reg64, reg/mem64	0F 4E /r	Move if less or equal (ZF = 1 or SF <> OF).
CMOVNG reg16, reg/mem16 CMOVNG reg32, reg/mem32 CMOVNG reg64, reg/mem64	0F 4E /r	Move if not greater (ZF = 1 or SF <> OF).
CMOVNLE reg16, reg/mem16 CMOVNLE reg32, reg/mem32 CMOVNLE reg64, reg/mem64	0F 4F /r	Move if not less or equal ( $ZF = 0$ and $SF = OF$ ).
CMOVG reg16, reg/mem16 CMOVG reg32, reg/mem32 CMOVG reg64, reg/mem64	0F 4F /r	Move if greater (ZF = 0 and SF = OF).

## **Related Instructions**

MOV

## rFLAGS Affected

None

Exception	Real		Protecte d	Cause of Exception
Invalid opcode, #UD	x	Х	х	CMOVcc instruction is not supported, as indicated by CPUID Fn0000_0001_EDX[CMOV] or Fn8000_0001_EDX[CMOV] = 0.
Stack, #SS	x	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	x	Х	Х	A memory address exceeded a data segment limit or was non- canonical.
#GF			Х	A null data segment was used to reference memory.

Exception	Real		Protecte d	Cause of Exception
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

# CMP

Compare

Compares the contents of a register or memory location (first operand) with an immediate value or the contents of a register or memory location (second operand), and sets or clears the status flags in the rFLAGS register to reflect the results. To perform the comparison, the instruction subtracts the second operand from the first operand and sets the status flags in the same manner as the SUB instruction, but does not alter the first operand. If the second operand is an immediate value, the instruction signextends the value to the length of the first operand.

Use the CMP instruction to set the condition codes for a subsequent conditional jump (Jcc), conditional move (CMOVcc), or conditional SETcc instruction. Appendix F, "Instruction Effects on RFLAGS" shows how instructions affect the rFLAGS status flags.

Mnemonic	Opcode	Description
CMP AL, imm8	3C ib	Compare an 8-bit immediate value with the contents of the AL register.
CMP AX, imm16	3D <i>iw</i>	Compare a 16-bit immediate value with the contents of the AX register.
CMP EAX, imm32	3D id	Compare a 32-bit immediate value with the contents of the EAX register.
CMP RAX, imm32	3D id	Compare a 32-bit immediate value with the contents of the RAX register.
CMP reg/mem8, imm8	80 /7 <i>ib</i>	Compare an 8-bit immediate value with the contents of an 8-bit register or memory operand.
CMP reg/mem16, imm16	81 /7 <i>iw</i>	Compare a 16-bit immediate value with the contents of a 16-bit register or memory operand.
CMP reg/mem32, imm32	81 /7 <i>id</i>	Compare a 32-bit immediate value with the contents of a 32-bit register or memory operand.
CMP reg/mem64, imm32	81 /7 <i>id</i>	Compare a 32-bit signed immediate value with the contents of a 64-bit register or memory operand.
CMP reg/mem16, imm8	83 /7 ib	Compare an 8-bit signed immediate value with the contents of a 16-bit register or memory operand.
CMP reg/mem32, imm8	83 /7 ib	Compare an 8-bit signed immediate value with the contents of a 32-bit register or memory operand.
CMP reg/mem64, imm8	83 /7 ib	Compare an 8-bit signed immediate value with the contents of a 64-bit register or memory operand.
CMP reg/mem8, reg8	38 /r	Compare the contents of an 8-bit register or memory operand with the contents of an 8-bit register.
CMP reg/mem16, reg16	39 /r	Compare the contents of a 16-bit register or memory operand with the contents of a 16-bit register.
CMP reg/mem32, reg32	39 /r	Compare the contents of a 32-bit register or memory operand with the contents of a 32-bit register.
CMP reg/mem64, reg64	39 /r	Compare the contents of a 64-bit register or memory operand with the contents of a 64-bit register.

Mnemonic	Opcode	Description
CMP reg8, reg/mem8	3A /r	Compare the contents of an 8-bit register with the contents of an 8-bit register or memory operand.
CMP reg16, reg/mem16	3B /r	Compare the contents of a 16-bit register with the contents of a 16-bit register or memory operand.
CMP reg32, reg/mem32	3B /r	Compare the contents of a 32-bit register with the contents of a 32-bit register or memory operand.
CMP reg64, reg/mem64	3B /r	Compare the contents of a 64-bit register with the contents of a 64-bit register or memory operand.

When interpreting operands as unsigned, flag settings are as follows:

Operands	CF	ZF		
dest > source	0	0		
dest = source	0	1		
dest < source	1	0		

When interpreting operands as signed, flag settings are as follows:

Operands	OF	ZF		
dest > source	SF	0		
dest = source	0	1		
dest < source	NOT SF	0		

### **Related Instructions**

SUB, CMPSx, SCASx

### rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
								М				М	М	М	Μ	М
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0
No	te <sup>.</sup> Rit	\$ 31.22	2 15 5	Note: Bits 31:22 15 5 3 and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank												

**Note:** Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.

Exception	Real		Protecte d	Cause of Exception
Stack, #SS	х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	х	Х	Х	A memory address exceeded a data segment limit or was non- canonical.
#GF			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

### **Compare Strings**

### CMPS CMPSB CMPSW CMPSD CMPSQ

Compares the bytes, words, doublewords, or quadwords pointed to by the rSI and rDI registers, sets or clears the status flags of the rFLAGS register to reflect the results, and then increments or decrements the rSI and rDI registers according to the state of the DF flag in the rFLAGS register. To perform the comparison, the instruction subtracts the second operand from the first operand and sets the status flags in the same manner as the SUB instruction, but does not alter the first operand. The two operands must be the same size.

If the DF flag is 0, the instruction increments rSI and rDI; otherwise, it decrements the pointers. It increments or decrements the pointers by 1, 2, 4, or 8, depending on the size of the operands.

The forms of the CMPSx instruction with explicit operands address the first operand at *seg*:[rSI]. The value of *seg* defaults to the DS segment, but may be overridden by a segment prefix. These instructions always address the second operand at ES:[rDI]. ES may not be overridden. The explicit operands serve only to specify the type (size) of the values being compared and the segment used by the first operand.

The no-operands forms of the instruction use the DS:[rSI] and ES:[rDI] registers to point to the values to be compared. The mnemonic determines the size of the operands.

Do not confuse this CMPSD instruction with the same-mnemonic CMPSD (compare scalar doubleprecision floating-point) instruction in the 128-bit media instruction set. Assemblers can distinguish the instructions by the number and type of operands.

For block comparisons, the CMPS instruction supports the REPE or REPZ prefixes (they are synonyms) and the REPNE or REPNZ prefixes (they are synonyms). For details about the REP prefixes, see "Repeat Prefixes" on page 12. If a conditional jump instruction like JL follows a CMPSx instruction, the jump occurs if the value of the *seg*:[rSI] operand is less than the ES:[rDI] operand. This action allows lexicographical comparisons of string or array elements. A CMPSx instruction can also operate inside a loop controlled by the LOOP*cc* instruction.

Mnemonic	Opcode	Description
CMPS mem8, mem8	A6	Compare the byte at DS:rSI with the byte at ES:rDI and then increment or decrement rSI and rDI.
CMPS mem16, mem16	A7	Compare the word at DS:rSI with the word at ES:rDI and then increment or decrement rSI and rDI.
CMPS mem32, mem32	A7	Compare the doubleword at DS:rSI with the doubleword at ES:rDI and then increment or decrement rSI and rDI.
CMPS mem64, mem64	A7	Compare the quadword at DS:rSI with the quadword at ES:rDI and then increment or decrement rSI and rDI.

Mnemonic	Opcode	Description
CMPSB	A6	Compare the byte at DS:rSI with the byte at ES:rDI and then increment or decrement rSI and rDI.
CMPSW	A7	Compare the word at DS:rSI with the word at ES:rDI and then increment or decrement rSI and rDI.
CMPSD	A7	Compare the doubleword at DS:rSI with the doubleword at ES:rDI and then increment or decrement rSI and rDI.
CMPSQ	A7	Compare the quadword at DS:rSI with the quadword at ES:rDI and then increment or decrement rSI and rDI.

### **Related Instructions**

CMP, SCAS*x* 

#### rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
								М				М	М	М	М	М
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0

**Note:** Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.

Exception	Real		Protecte d	Cause of Exception
Stack, #SS	х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	х	Х	Х	A memory address exceeded a data segment limit or was non- canonical.
#96			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

### CMPXCHG

### **Compare and Exchange**

Compares the value in the AL, AX, EAX, or RAX register with the value in a register or a memory location (first operand). If the two values are equal, the instruction copies the value in the second operand to the first operand and sets the ZF flag in the rFLAGS register to 1. Otherwise, it copies the value in the first operand to the AL, AX, EAX, or RAX register and clears the ZF flag to 0.

The OF, SF, AF, PF, and CF flags are set to reflect the results of the compare.

When the first operand is a memory operand, CMPXCHG always does a read-modify-write on the memory operand. If the compared operands were unequal, CMPXCHG writes the same value to the memory operand that was read.

The forms of the CMPXCHG instruction that write to memory support the LOCK prefix. For details about the LOCK prefix, see "Lock Prefix" on page 11.

Mnemonic	Opcode	Description
CMPXCHG reg/mem8, reg8	0F B0 /r	Compare AL register with an 8-bit register or memory location. If equal, copy the second operand to the first operand. Otherwise, copy the first operand to AL.
CMPXCHG reg/mem16, reg16	0F B1 <i>/r</i>	Compare AX register with a 16-bit register or memory location. If equal, copy the second operand to the first operand. Otherwise, copy the first operand to AX.
CMPXCHG reg/mem32, reg32	0F B1 /r	Compare EAX register with a 32-bit register or memory location. If equal, copy the second operand to the first operand. Otherwise, copy the first operand to EAX.
CMPXCHG reg/mem64, reg64	0F B1 <i>/r</i>	Compare RAX register with a 64-bit register or memory location. If equal, copy the second operand to the first operand. Otherwise, copy the first operand to RAX.

#### **Related Instructions**

CMPXCHG8B, CMPXCHG16B

### rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
								М				М	М	М	М	М
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0
No	<b>Note:</b> Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank.															

**Note:** Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.

Exception	Real		Protecte d	Cause of Exception
Stack, #SS	x	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection,	х	х	х	A memory address exceeded a data segment limit or was non- canonical.
#GP			Х	The destination operand was in a non-writable segment.
			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		х	Х	An unaligned memory reference was performed while alignment checking was enabled.

# CMPXCHG8BCompare and Exchange Eight BytesCMPXCHG16BCompare and Exchange Sixteen Bytes

Compares the value in the rDX:rAX registers with a 64-bit or 128-bit value in the specified memory location. If the values are equal, the instruction copies the value in the rCX:rBX registers to the memory location and sets the zero flag (ZF) of the rFLAGS register to 1. Otherwise, it copies the value in memory to the rDX:rAX registers and clears ZF to 0.

If the effective operand size is 16-bit or 32-bit, the CMPXCHG8B instruction is used. This instruction uses the EDX:EAX and ECX:EBX register operands and a 64-bit memory operand. If the effective operand size is 64-bit, the CMPXCHG16B instruction is used; this instruction uses RDX:RAX register operands and a 128-bit memory operand.

The CMPXCHG8B and CMPXCHG16B instructions always do a read-modify-write on the memory operand. If the compared operands were unequal, the instructions write the same value to the memory operand that was read.

The CMPXCHG8B and CMPXCHG16B instructions support the LOCK prefix. For details about the LOCK prefix, see "Lock Prefix" on page 11.

Support for the CMPXCHG8B and CMPXCHG16B instructions is implementation dependent. Support for the CMPXCHG8B instruction is indicated by CPUID Fn0000\_0001\_EDX[CMPXCHG8B] or Fn8000\_0001\_EDX[CMPXCHG8B] = 1. Support for the CMPXCHG16B instruction is indicated by CPUID Fn0000\_0001\_ECX[CMPXCHG16B] = 1.

For more information on using the CPUID instruction, see the instruction reference page for the CPUID instruction on page 153. For a description of all feature flags related to instruction subset support, see Appendix D, "Instruction Subsets and CPUID Feature Flags," on page 519.

The memory operand used by CMPXCHG16B must be 16-byte aligned or else a general-protection exception is generated.

Mnemonic	Opcode	Description
CMPXCHG8B mem64	0F C7 /1 <i>m</i> 64	Compare EDX:EAX register to 64-bit memory location. If equal, set the zero flag (ZF) to 1 and copy the ECX:EBX register to the memory location. Otherwise, copy the memory location to EDX:EAX and clear the zero flag.
CMPXCHG16B mem128	0F C7 /1 m128	Compare RDX:RAX register to 128-bit memory location. If equal, set the zero flag (ZF) to 1 and copy the RCX:RBX register to the memory location. Otherwise, copy the memory location to RDX:RAX and clear the zero flag.

#### **Related Instructions**

CMPXCHG

### rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
													М			
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0
No	Note: Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.															

Exception	Real		Protecte d	Cause of Exception
Invalid opcode,	x	x	х	CMPXCHG8B instruction is not supported, as indicated by CPUID Fn0000_0001_EDX[CMPXCHG8B] or Fn8000_0001_EDX[CMPXCHG8B] = 0.
#UD			Х	CMPXCHG16B instruction is not supported, as indicated by CPUID Fn0000_0001_ECX[CMPXCHG16B] = 0.
	Х	Х	Х	The operand was a register.
Stack, #SS	х	х	Х	A memory address exceeded the stack segment limit or was non-canonical.
	х	Х	Х	A memory address exceeded a data segment limit or was non- canonical.
General protection,			Х	The destination operand was in a non-writable segment.
#GP			Х	A null data segment was used to reference memory.
			Х	The memory operand for CMPXCHG16B was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

### CPUID

### **Processor Identification**

Provides information about the processor and its capabilities through a number of different functions. Software should load the number of the CPUID function to execute into the EAX register before executing the CPUID instruction. The processor returns information in the EAX, EBX, ECX, and EDX registers; the contents and format of these registers depend on the function.

The architecture supports CPUID information about *standard functions* and *extended functions*. The standard functions have numbers in the 0000\_*xxxx*h series (for example, standard function 1). To determine the largest standard function number that a processor supports, execute CPUID function 0.

The extended functions have numbers in the 8000\_xxxxh series (for example, extended function 8000\_0001h). To determine the largest extended function number that a processor supports, execute CPUID extended function 8000\_0000h. If the value returned in EAX is greater than 8000\_0000h, the processor supports extended functions.

Software operating at any privilege level can execute the CPUID instruction to collect this information. In 64-bit mode, this instruction works the same as in legacy mode except that it zero-extends 32-bit register results to 64 bits.

CPUID is a serializing instruction.

Mnemonic	Opcode	Description
CPUID	0F A2	Returns information about the processor and its capabilities. EAX specifies the function number, and the data is returned in EAX, EBX, ECX, EDX.

### **Testing for the CPUID Instruction**

To avoid an invalid-opcode exception (#UD) on those processor implementations that do not support the CPUID instruction, software must first test to determine if the CPUID instruction is supported. Support for the CPUID instruction is indicated by the ability to write the ID bit in the rFLAGS register. Normally, 32-bit software uses the PUSHFD and POPFD instructions in an attempt to write rFLAGS.ID. After reading the updated rFLAGS.ID bit, a comparison determines if the operation changed its value. If the value changed, the processor executing the code supports the CPUID instruction. If the value did not change, rFLAGS.ID is not writable, and the processor does not support the CPUID instruction.

The following code sample shows how to test for the presence of the CPUID instruction using 32-bit code.

	pushfd			;	save EFLAGS
	pop	eax		;	store EFLAGS in EAX
I	mov	ebx,	eax	;	save in EBX for later testing
	xor	eax,	00200000h	;	toggle bit 21
•	push	eax		;	push to stack
	popfd			;	save changed EAX to EFLAGS

pushfd		; push EFLAGS to TOS
рор	eax	; store EFLAGS in EAX
cmp	eax, ebx	; see if bit 21 has changed
jz	NO_CPUID	; if no change, no CPUID

#### Standard Function 0 and Extended Function 8000\_0000h

CPUID standard function 0 loads the EAX register with the largest CPUID *standard* function number supported by the processor implementation; similarly, CPUID extended function 8000\_0000h loads the EAX register with the largest *extended* function number supported.

Standard function 0 and extended function 8000\_0000h both load a 12-character string into the EBX, EDX, and ECX registers identifying the processor vendor. For AMD processors, the string is AuthenticAMD. This string informs software that it should follow the AMD CPUID definition for subsequent CPUID function calls. If the function returns another vendor's string, software must use that vendor's CPUID definition when interpreting the results of subsequent CPUID function calls. Table 3-2 shows the contents of the EBX, EDX, and ECX registers after executing function 0 on an AMD processor.

Register	Return Value	ASCII Characters
EBX	6874_7541h	"htuA"
EDX	6974_6E65h	"itne"
ECX	444D_4163h	"D M A C"

Table 3-2. Processor Vendor Return Values

For a description of all feature flags related to instruction subset support, see Appendix D, "Instruction Subsets and CPUID Feature Flags," on page 519. For a description of all defined feature numbers and return values, see Appendix E, "Obtaining Processor Information Via the CPUID Instruction," on page 589.

#### **Related Instructions**

None

#### **rFLAGS** Affected

None

#### Exceptions

None

### CRC32 CRC32 Cyclical Redundancy Check

Performs one step of a 32-bit cyclic redundancy check.

The first source, which is also the destination, is a doubleword value in either a 32-bit or 64-bit GPR depending on the presence of a REX prefix and the value of the REX.W bit. The second source is a GPR or memory location of width 8, 16, or 32 bits. A vector of width 40, 48, or 64 bits is derived from the two operands as follows:

- 1. The low-order 32 bits of the first operand is bit-wise inverted and shifted left by the width of the second operand.
- 2. The second operand is bit-wise inverted and shifted left by 32 bits
- 3. The results of steps 1 and 2 are xored.

This vector is interpreted as a polynomial of degree 40, 48, or 64 over the field of two elements (i.e., bit i is interpreted as the coefficient of  $X^i$ ). This polynomial is divided by the polynomial of degree 32 that is similarly represented by the vector 11EDC6F41h. (The division admits an efficient iterative implementation based on the xor operation.) The remainder is encoded as a 32-bit vector, which is bit-wise inverted and written to the destination. In the case of a 64-bit destination, the upper 32 bits are cleared.

In an application of the CRC algorithm, a data block is partitioned into byte, word, or doubleword segments and CRC32 is executed iteratively, once for each segment.

CRC32 is a SSE4.2 instruction. Support for SSE4.2 instructions is indicated by CPUID Fn0000\_0001\_ECX[SSE42] = 1.

For more information on using the CPUID instruction, see the instruction reference page for the CPUID instruction on page 153. For a description of all feature flags related to instruction subset support, see Appendix D, "Instruction Subsets and CPUID Feature Flags," on page 519.

#### Instruction Encoding

Mnemonic	Encoding	Notes			
CRC32 reg32, reg/mem8	F2 0F 38 F0 /r	Perform CRC32 operation on 8-bit values			
CRC32 reg32, reg/mem8	F2 REX 0F 38 F0 /r	Encoding using REX prefix allows access to GPR8–15			
CRC32 reg32, reg/mem16	F2 0F 38 F1 /r	Effective operand size determines size of second			
CRC32 reg32, reg/mem32	F2 0F 38 F1 /r	operand.			
CRC32 reg64, reg/mem8	F2 REX.W 0F 38 F0 /r	REX.W = 1.			
CRC32 reg64, reg/mem64	F2 REX.W 0F 38 F1 /r	REX.W = 1.			

### rFLAGS Affected

None

		Mod	le						
Exception	Virtual Real 8086 Protected			Cause of Exception					
Invalid opcode	Х	Х	Х	Lock prefix used					
Invalid opcode, #UD X X X		Х	SSE42 instructions are not supported as indicated by CPUID Fn0000_0001_ECX[SSE42] = 0.						
Stack, #SS	х	Х	х	A memory address exceeded the stack segment limit or was non-canonical.					
General protection,	x	Х	х	A memory address exceeded a data segment limit or was non- canonical.					
#GP			Х	The destination operand was in a non-writable segment.					
			Х	A null data segment was used to reference memory.					
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.					
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.					

### DAA

### **Decimal Adjust after Addition**

Adjusts the value in the AL register into a packed BCD result and sets the CF and AF flags in the rFLAGS register to indicate a decimal carry out of either nibble of AL.

Use this instruction to adjust the result of a byte ADD instruction that performed the binary addition of one 2-digit packed BCD values to another.

The instruction performs the adjustment by adding 06h to AL if the lower nibble is greater than 9 or if AF = 1. Then 60h is added to AL if the original AL was greater than 99h or if CF = 1.

If the lower nibble of AL was adjusted, the AF flag is set to 1. Otherwise AF is not modified. If the upper nibble of AL was adjusted, the CF flag is set to 1. Otherwise, CF is not modified. SF, ZF, and PF are set according to the final value of AL.

Using this instruction in 64-bit mode generates an invalid-opcode (#UD) exception.

Mnemonic	Opcode	Description
DAA	27	Decimal adjust AL. (Invalid in 64-bit mode.)

### rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
								U				М	М	Μ	М	М
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0

**Note:** Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.

Exception	Real	 Protecte d	Cause of Exception
Invalid opcode, #UD		Х	This instruction was executed in 64-bit mode.

### DAS

### **Decimal Adjust after Subtraction**

Adjusts the value in the AL register into a packed BCD result and sets the CF and AF flags in the rFLAGS register to indicate a decimal borrow.

Use this instruction to adjust the result of a byte SUB instruction that performed a binary subtraction of one 2-digit, packed BCD value from another.

This instruction performs the adjustment by subtracting 06h from AL if the lower nibble is greater than 9 or if AF = 1. Then 60h is subtracted from AL if the original AL was greater than 99h or if CF = 1.

If the adjustment changes the lower nibble of AL, the AF flag is set to 1; otherwise AF is not modified. If the adjustment results in a borrow for either nibble of AL, the CF flag is set to 1; otherwise CF is not modified. The SF, ZF, and PF flags are set according to the final value of AL.

Using this instruction in 64-bit mode generates an invalid-opcode (#UD) exception.

Mnemonic	Opcode	Description
DAS	2F	Decimal adjusts AL after subtraction. (Invalid in 64-bit mode.)

#### **Related Instructions**

DAA

#### rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
								U				Μ	Μ	М	М	М
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0

**Note:** Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.

Exception	Real	 Protecte d	Cause of Exception
Invalid opcode, #UD		Х	This instruction was executed in 64-bit mode.

### DEC

### **Decrement by 1**

Subtracts 1 from the specified register or memory location. The CF flag is not affected.

The one-byte forms of this instruction (opcodes 48 through 4F) are used as REX prefixes in 64-bit mode. See "REX Prefix" on page 14.

The forms of the DEC instruction that write to memory support the LOCK prefix. For details about the LOCK prefix, see "Lock Prefix" on page 11.

To perform a decrement operation that updates the CF flag, use a SUB instruction with an immediate operand of 1.

Mnemonic	Opcode	Description
DEC reg/mem8	FE /1	Decrement the contents of an 8-bit register or memory location by 1.
DEC reg/mem16	FF /1	Decrement the contents of a 16-bit register or memory location by 1.
DEC reg/mem32	FF /1	Decrement the contents of a 32-bit register or memory location by 1.
DEC reg/mem64	FF /1	Decrement the contents of a 64-bit register or memory location by 1.
DEC reg16	48 + <i>rw</i>	Decrement the contents of a 16-bit register by 1. (See "REX Prefix" on page 14.)
DEC reg32	48 +rd	Decrement the contents of a 32-bit register by 1. (See "REX Prefix" on page 14.)

#### **Related Instructions**

INC, SUB

#### **rFLAGS** Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
								М				М	М	М	М	
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0
No	Note: Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.															

Exception	Real		Protecte d	Cause of Exception
Stack, #SS	x	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection,	х	х	х	A memory address exceeded the data segment limit or was non-canonical.
#GP			Х	The destination operand was in a non-writable segment.
			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

### DIV

## **Unsigned Divide**

Divides the unsigned value in a register by the unsigned value in the specified register or memory location. The register to be divided depends on the size of the divisor.

When dividing a word, the dividend is in the AX register. The instruction stores the quotient in the AL register and the remainder in the AH register.

When dividing a doubleword, quadword, or double quadword, the most-significant word of the dividend is in the rDX register and the least-significant word is in the rAX register. After the division, the instruction stores the quotient in the rAX register and the remainder in the rDX register.

The following table summarizes the action of this instruction:

Division Size	Dividend	Divisor	Quotient	Remainder	Maximum Quotient
Word/byte	AX	reg/mem8	AL	AH	255
Doubleword/word	DX:AX	reg/mem16	AX	DX	65,535
Quadword/doubleword	EDX:EAX	reg/mem32	EAX	EDX	2 <sup>32</sup> – 1
Double quadword/ quadword	RDX:RAX	reg/mem64	RAX	RDX	2 <sup>64</sup> – 1

The instruction truncates non-integral results towards 0 and the remainder is always less than the divisor. An overflow generates a #DE (divide error) exception, rather than setting the CF flag.

Division by zero generates a divide-by-zero exception.

Mnemonic	Opcode	Description
DIV reg/mem8	F6 /6	Perform unsigned division of AX by the contents of an 8- bit register or memory location and store the quotient in AL and the remainder in AH.
DIV reg/mem16	F7 /6	Perform unsigned division of DX:AX by the contents of a 16-bit register or memory operand store the quotient in AX and the remainder in DX.
DIV reg/mem32	F7 /6	Perform unsigned division of EDX:EAX by the contents of a 32-bit register or memory location and store the quotient in EAX and the remainder in EDX.
DIV reg/mem64	F7 /6	Perform unsigned division of RDX:RAX by the contents of a 64-bit register or memory location and store the quotient in RAX and the remainder in RDX.

#### **Related Instructions**

MUL

### rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
								U				U	U	U	U	U
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0
No	Note: Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank.															

**Note:** Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.

Exception	Real		Protecte d	Cause of Exception			
Divide by zero, #DE	Х	Х	Х	The divisor operand was 0.			
	Х	Х	Х	The quotient was too large for the designated register.			
Stack, #SS	х	Х	X A memory address exceeded the stack segment limit non-canonical.				
General protection, #GP	х	Х	Х	A memory address exceeded a data segment limit or was non- canonical.			
#GP			Х	A null data segment was used to reference memory.			
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.			
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.			

### ENTER

### **Create Procedure Stack Frame**

Creates a stack frame for a procedure.

The first operand specifies the size of the stack frame allocated by the instruction.

The second operand specifies the nesting level (0 to 31—the value is automatically masked to 5 bits). For nesting levels of 1 or greater, the processor copies earlier stack frame pointers before adjusting the stack pointer. This action provides a called procedure with access points to other nested stack frames.

The 32-bit enter N, 0 (a nesting level of 0) instruction is equivalent to the following 32-bit instruction sequence:

pushebp; save current EBPmovebp, esp; set stack frame pointer valuesubesp, N; allocate space for local variables

The ENTER and LEAVE instructions provide support for block structured languages. The LEAVE instruction releases the stack frame on returning from a procedure.

In 64-bit mode, the operand size of ENTER defaults to 64 bits, and there is no prefix available for encoding a 32-bit operand size.

Mnemonic	Opcode	Description						
ENTER <i>imm16</i> , 0	C8 <i>iw</i> 00	Create a procedure stack frame.						
ENTER <i>imm16</i> , 1	C8 <i>iw</i> 01	Create a nested stack frame for a procedure.						
ENTER imm16, imm8	C8 iw ib	Create a nested stack frame for a procedure.						
Action // See "Pseudocode Def	inition" on	page 57.						
ENTER_START:								
	<pre>temp_ALLOC_SPACE = word-sized immediate specified in the instruction</pre>							
<pre>temp_LEVEL = temp_</pre>	LEVEL AND 0x	1f // only keep 5 bits of level count						
PUSH.v old_RBP								
temp_RBP = RSP		This value of RSP will eventually be loaded into RBP.						
IF (temp_LEVEL>0) {		Push "temp_LEVEL" parameters to the stack.						
FOR (I=1; I <te< td=""><td>mp_LEVEL; I+</td><td>+)</td></te<>	mp_LEVEL; I+	+)						

```
// All but one of the parameters are copied
                                  // from higher up on the stack.
           {
              temp DATA = READ MEM.v [SS:old RBP-I*V]
              PUSH.v temp DATA
           }
          PUSH.v temp RBP
                                 // The last parameter is the offset of the old
                                  // value of RSP on the stack.
      }
      RSP.s = RSP - temp ALLOC SPACE
                                       // Leave "temp ALLOC SPACE" free bytes on
                                       // the stack
      WRITE MEM.v [SS:RSP.s] = temp unused // ENTER finishes with a memory
write
                                            // check on the final stack pointer,
                                             // but no write actually occurs.
```

RBP.v = temp\_RBP
EXIT

#### **Related Instructions**

LEAVE

#### **rFLAGS** Affected

None

Exception	Real		Protecte d	Cause of Exception
Stack, #SS	x	х	Х	A memory address exceeded the stack-segment limit or was non-canonical.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

### IDIV

quadword

## Signed Divide

Divides the signed value in a register by the signed value in the specified register or memory location. The register to be divided depends on the size of the divisor.

When dividing a word, the dividend is in the AX register. The instruction stores the quotient in the AL register and the remainder in the AH register.

When dividing a doubleword, quadword, or double quadword, the most-significant word of the dividend is in the rDX register and the least-significant word is in the rAX register. After the division, the instruction stores the quotient in the rAX register and the remainder in the rDX register.

**Division Size** Dividend Divisor Quotient Remainder **Quotient Range** Word/byte AX reg/mem8 AL AH -128 to +127 Doubleword/word AX DX -32.768 to +32.767 DX:AX reg/mem16  $-2^{31}$  to  $2^{31}-1$ Quadword/doubleword EDX:EAX reg/mem32 EDX EAX Double guadword/ -2<sup>63</sup> to 2<sup>63</sup>-1 RDX:RAX RAX reg/mem64 RDX

The following table summarizes the action of this instruction:

The instruction truncates non-integral results towards 0. The sign of the remainder is always the same as the sign of the dividend, and the absolute value of the remainder is less than the absolute value of the divisor. An overflow generates a #DE (divide error) exception, rather than setting the OF flag.

To avoid overflow problems, precede this instruction with a CBW, CWD, CDQ, or CQO instruction to sign-extend the dividend.

Mnemonic	Opcode	Description
IDIV reg/mem8	F6 /7	Perform signed division of AX by the contents of an 8-bit register or memory location and store the quotient in AL and the remainder in AH.
IDIV reg/mem16	F7 /7	Perform signed division of DX:AX by the contents of a 16-bit register or memory location and store the quotient in AX and the remainder in DX.
IDIV reg/mem32	F7 /7	Perform signed division of EDX:EAX by the contents of a 32-bit register or memory location and store the quotient in EAX and the remainder in EDX.
IDIV reg/mem64	F7 /7	Perform signed division of RDX:RAX by the contents of a 64-bit register or memory location and store the quotient in RAX and the remainder in RDX.

### **Related Instructions**

IMUL

#### rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
								U				U	U	U	U	U
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0

Note: Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.

Exaction	Real		Protecte	Cause of Exception
Exception	Real	0000	d	Cause of Exception
Divide by zero, #DE	Х	Х	Х	The divisor operand was 0.
	Х	Х	Х	The quotient was too large for the designated register.
Stack, #SS	х	х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	х	Х	Х	A memory address exceeded a data segment limit or was non- canonical.
#01			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

### IMUL

## Signed Multiply

Multiplies two signed operands. The number of operands determines the form of the instruction.

If a single operand is specified, the instruction multiplies the value in the specified general-purpose register or memory location by the value in the AL, AX, EAX, or RAX register (depending on the operand size) and stores the product in AX, DX:AX, EDX:EAX, or RDX:RAX, respectively.

If two operands are specified, the instruction multiplies the value in a general-purpose register (first operand) by an immediate value or the value in a general-purpose register or memory location (second operand) and stores the product in the first operand location.

If three operands are specified, the instruction multiplies the value in a general-purpose register or memory location (second operand), by an immediate value (third operand) and stores the product in a register (first operand).

The IMUL instruction sign-extends an immediate operand to the length of the other register/memory operand.

The CF and OF flags are set if, due to integer overflow, the double-width multiplication result cannot be represented in the half-width destination register. Otherwise the CF and OF flags are cleared.

Mnemonic	Opcode	Description
IMUL reg/mem8	F6 /5	Multiply the contents of AL by the contents of an 8-bit memory or register operand and put the signed result in AX.
IMUL reg/mem16	F7 /5	Multiply the contents of AX by the contents of a 16-bit memory or register operand and put the signed result in DX:AX.
IMUL reg/mem32	F7 /5	Multiply the contents of EAX by the contents of a 32-bit memory or register operand and put the signed result in EDX:EAX.
IMUL reg/mem64	F7 /5	Multiply the contents of RAX by the contents of a 64-bit memory or register operand and put the signed result in RDX:RAX.
IMUL reg16, reg/mem16	0F AF /r	Multiply the contents of a 16-bit destination register by the contents of a 16-bit register or memory operand and put the signed result in the 16-bit destination register.
IMUL reg32, reg/mem32	0F AF /r	Multiply the contents of a 32-bit destination register by the contents of a 32-bit register or memory operand and put the signed result in the 32-bit destination register.
IMUL reg64, reg/mem64	0F AF /r	Multiply the contents of a 64-bit destination register by the contents of a 64-bit register or memory operand and put the signed result in the 64-bit destination register.
IMUL reg16, reg/mem16, imm8	6B /r ib	Multiply the contents of a 16-bit register or memory operand by a sign-extended immediate byte and put the signed result in the 16-bit destination register.

### 

### AMD64 Technology

Mnemonic	Opcode	Description
IMUL reg32, reg/mem32, imm8	6B /r ib	Multiply the contents of a 32-bit register or memory operand by a sign-extended immediate byte and put the signed result in the 32-bit destination register.
IMUL reg64, reg/mem64, imm8	6B /r ib	Multiply the contents of a 64-bit register or memory operand by a sign-extended immediate byte and put the signed result in the 64-bit destination register.
IMUL reg16, reg/mem16, imm16	69 /r iw	Multiply the contents of a 16-bit register or memory operand by a sign-extended immediate word and put the signed result in the 16-bit destination register.
IMUL reg32, reg/mem32, imm32	69 /r id	Multiply the contents of a 32-bit register or memory operand by a sign-extended immediate double and put the signed result in the 32-bit destination register.
IMUL reg64, reg/mem64, imm32	69 /r id	Multiply the contents of a 64-bit register or memory operand by a sign-extended immediate double and put the signed result in the 64-bit destination register.

#### **Related Instructions**

IDIV

#### **rFLAGS** Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
								М				U	U	U	U	М
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0

**Note:** Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.

Exception	Real		Protecte d	Cause of Exception
Stack, #SS	х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP		Х	Х	A memory address exceeded a data segment limit or was non- canonical.
#96			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

### IN

### **Input from Port**

Transfers a byte, word, or doubleword from an I/O port to the AL, AX, or EAX register. The port address is specified either by an 8-bit immediate value (00h to FFh) encoded in the instruction or a 16-bit value contained in the DX register (0000h to FFFh). The processor's I/O address space is distinct from system memory addressing.

For two opcodes (E4h and ECh), the data size of the port is fixed at 8 bits. For the other opcodes (E5h and EDh), the effective operand-size determines the port size. If the effective operand size is 64 bits, IN reads only 32 bits from the I/O port.

If the CPL is higher than IOPL, or the mode is virtual mode, IN checks the I/O permission bitmap in the TSS before allowing access to the I/O port. (See Volume 2 for details on the TSS I/O permission bitmap.)

Mnemonic	Opcode	Description
IN AL, <i>imm</i> 8	E4 <i>ib</i>	Input a byte from the port at the address specified by <i>imm8</i> and put it into the AL register.
IN AX, imm8	E5 <i>ib</i>	Input a word from the port at the address specified by <i>imm8</i> and put it into the AX register.
IN EAX, <i>imm8</i>	E5 <i>ib</i>	Input a doubleword from the port at the address specified by <i>imm8</i> and put it into the EAX register.
IN AL, DX	EC	Input a byte from the port at the address specified by the DX register and put it into the AL register.
IN AX, DX	ED	Input a word from the port at the address specified by the DX register and put it into the AX register.
IN EAX, DX	ED	Input a doubleword from the port at the address specified by the DX register and put it into the EAX register.

#### **Related Instructions**

INS*x*, OUT, OUTS*x* 

#### rFLAGS Affected

None

Exception	Real		Protecte d	Cause of Exception
General protection,		Х		One or more I/O permission bits were set in the TSS for the accessed port.
#GP			Х	The CPL was greater than the IOPL and one or more I/O permission bits were set in the TSS for the accessed port.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

### INC

## Increment by 1

Adds 1 to the specified register or memory location. The CF flag is not affected, even if the operand is incremented to 0000.

The one-byte forms of this instruction (opcodes 40 through 47) are used as REX prefixes in 64-bit mode. See "REX Prefix" on page 14.

The forms of the INC instruction that write to memory support the LOCK prefix. For details about the LOCK prefix, see "Lock Prefix" on page 11.

To perform an increment operation that updates the CF flag, use an ADD instruction with an immediate operand of 1.

Mnemonic	Opcode	Description
INC reg/mem8	FE /0	Increment the contents of an 8-bit register or memory location by 1.
INC reg/mem16	FF /0	Increment the contents of a 16-bit register or memory location by 1.
INC reg/mem32	FF /0	Increment the contents of a 32-bit register or memory location by 1.
INC reg/mem64	FF /0	Increment the contents of a 64-bit register or memory location by 1.
INC reg16	40 + <i>rw</i>	Increment the contents of a 16-bit register by 1. (These opcodes are used as REX prefixes in 64-bit mode. See "REX Prefix" on page 14.)
INC reg32	40 + <i>rd</i>	Increment the contents of a 32-bit register by 1. (These opcodes are used as REX prefixes in 64-bit mode. See "REX Prefix" on page 14.)

#### **Related Instructions**

ADD, DEC

### rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
								М				М	М	М	М	
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0
No	te: Bit	s 31:22	2. 15. 5	. 3. and	11 are i	reserve	d. A flag set to	o 1 or c	leared	to 0 is I	M (mod	lified). l	Inaffec	ted flag	os are l	olank.

**Note:** Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.

Exception	Real		Protecte d	Cause of Exception
Stack, #SS	x	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection,	х	х	х	A memory address exceeded a data segment limit or was non- canonical.
#GP			Х	The destination operand was in a non-writable segment.
			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		х	Х	An unaligned memory reference was performed while alignment checking was enabled.

### **Input String**

### INS INSB INSW INSD

Transfers data from the I/O port specified in the DX register to an input buffer specified in the rDI register and increments or decrements the rDI register according to the setting of the DF flag in the rFLAGS register.

If the DF flag is 0, the instruction increments rDI by 1, 2, or 4, depending on the number of bytes read. If the DF flag is 1, it decrements the pointer by 1, 2, or 4.

In 16-bit and 32-bit mode, the INS instruction always uses ES as the data segment. The ES segment cannot be overridden with a segment override prefix. In 64-bit mode, INS always uses the unsegmented memory space.

The INS instructions use the explicit memory operand (first operand) to determine the size of the I/O port, but always use ES:[rDI] for the location of the input buffer. The explicit register operand (second operand) specifies the I/O port address and must always be DX.

The INSB, INSW, and INSD instructions copy byte, word, and doubleword data, respectively, from the I/O port (0000h to FFFFh) specified in the DX register to the input buffer specified in the ES:rDI registers.

If the operand size is 64-bits, the instruction behaves as if the operand size were 32-bits.

If the CPL is higher than the IOPL or the mode is virtual mode, INSx checks the I/O permission bitmap in the TSS before allowing access to the I/O port. (See volume 2 for details on the TSS I/O permission bitmap.)

The INSx instructions support the REP prefix for block input of rCX bytes, words, or doublewords. For details about the REP prefix, see "Repeat Prefixes" on page 12.

Mnemonic	Opcode	Description
INS mem8, DX	6C	Input a byte from the port specified by DX, put it into the memory location specified in ES:rDI, and then increment or decrement rDI.
INS mem16, DX	6D	Input a word from the port specified by DX register, put it into the memory location specified in ES:rDI, and then increment or decrement rDI.
INS mem32, DX	6D	Input a doubleword from the port specified by DX, put it into the memory location specified in ES:rDI, and then increment or decrement rDI.
INSB	6C	Input a byte from the port specified by DX, put it into the memory location specified in ES:rDI, and then increment or decrement rDI.

Mnemonic	Opcode	Description
INSW	6D	Input a word from the port specified by DX, put it into the memory location specified in ES:rDI, and then increment or decrement rDI.
INSD	6D	Input a doubleword from the port specified by DX, put it into the memory location specified in ES:rDI, and then increment or decrement rDI.

### **Related Instructions**

IN, OUT, OUTS*x* 

### rFLAGS Affected

None

Exception	Real		Protecte d	Cause of Exception
General protection, #GP	x	Х	Х	A memory address exceeded a data segment limit or was non- canonical.
		Х		One or more I/O permission bits were set in the TSS for the accessed port.
			Х	The CPL was greater than the IOPL and one or more I/O permission bits were set in the TSS for the accessed port.
			Х	A null data segment was used to reference memory.
			Х	The destination operand was in a non-writable segment.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

### INT

### **Interrupt to Vector**

Transfers execution to the interrupt handler specified by an 8-bit unsigned immediate value. This value is an interrupt vector number (00h to FFh), which the processor uses as an index into the interrupt-descriptor table (IDT).

For detailed descriptions of the steps performed by INT*n* instructions, see the following:

- Legacy-Mode Interrupts: "Virtual-8086 Mode Interrupt Control Transfers" in Volume 2.
- Long-Mode Interrupts: "Long-Mode Interrupt Control Transfers" in Volume 2.

See also the descriptions of the INT3 instruction on page 350 and the INTO instruction on page 182.

```
Mnemonic
                           Opcode
                                        Description
                                         Call interrupt service routine specified by interrupt
INT imm8
                            CD ib
                                         vector imm8.
Action
   // See "Pseudocode Definition" on page 57.
   INT N START:
   IF (REAL MODE)
       INT N REAL
   ELSIF (PROTECTED MODE)
       INT N PROTECTED
   ELSE // (VIRTUAL MODE)
       INT N VIRTUAL
   INT N REAL:
       temp int n vector = byte-sized interrupt vector specified in the instruc-
tion,
                         zero-extended to 64 bits
       temp RIP = READ MEM.w [idt:temp int n vector*4]
                              // read target CS:RIP from the real-mode idt
       temp CS = READ MEM.w [idt:temp int n vector*4+2]
    PUSH.w old RFLAGS
       PUSH.w old CS
       PUSH.w next RIP
       IF (temp RIP>CS.limit)
           EXCEPTION [#GP]
       CS.sel = temp CS
       CS.base = temp CS SHL 4
```

```
RFLAGS.AC, TF, IF, RF cleared
       RIP = temp RIP
       EXIT
   INT N PROTECTED:
       temp int n vector = byte-sized interrupt vector specified in the instruc-
tion,
                           zero-extended to 64 bits
       temp idt desc = READ IDT (temp int n vector)
       IF (temp idt desc.attr.type == 'taskgate')
           TASK SWITCH // using tss selector in the task gate as the target tss
       IF (LONG MODE)
                        // The size of the gate controls the size of the
                      // stack pushes.
           V=8-byte
                         // Long mode only uses 64-bit gates.
       ELSIF ((temp idt desc.attr.type == 'intgate32')
            || (temp_idt_desc.attr.type == 'trapgate32'))
                       // Legacy mode, using a 32-bit gate
           V=4-bvte
       ELSE // gate is intgate16 or trapgate16
           V=2-byte
                      // Legacy mode, using a 16-bit gate
       temp RIP = temp idt desc.offset
       IF (LONG MODE)
                         // In long mode, we need to read the 2nd half of a
                         // 16-byte interrupt-gate from the IDT, to get the
                         // upper 32 bits of the target RIP
       {
          temp upper = READ MEM.q [idt:temp int n vector*16+8]
          temp RIP = tempRIP + (temp upper SHL 32) // concatenate both halves of
RTP
       }
       CS = READ DESCRIPTOR (temp idt desc.segment, intcs chk)
       IF (CS.attr.conforming==1)
              temp CPL = CPL
           ELSE
              temp CPL = CS.attr.dpl
       IF (CPL==temp CPL) // no privilege-level change
       {
           IF (LONG MODE)
           {
               IF (temp idt desc.ist!=0)
                        // In long mode, if the IDT gate specifies an IST pointer,
                          // a stack-switch is always done
```

```
RSP = READ MEM.q [tss:ist index*8+28]
              // In long mode, interrupts/exceptions align RSP to a
                        // 16-byte boundary
              PUSH.q old SS
                            // In long mode, SS:RSP is always pushed to the
stack
             PUSH.q old RSP
          }
          PUSH.v old RFLAGS
          PUSH.v old CS
          PUSH.v next RIP
          IF ((64BIT MODE) && (temp RIP is non-canonical)
             || (!64BIT MODE) && (temp RIP > CS.limit))
              EXCEPTION [#GP(0)]
          RFLAGS.VM, NT, TF, RF cleared
          RFLAGS.IF cleared if interrupt gate
          RIP = temp RIP
          EXIT
      }
      ELSE // (CPL > temp CPL), changing privilege level
      {
          CPL = temp CPL
          temp SS desc:temp RSP = READ INNER LEVEL STACK POINTER
                                 (CPL, temp idt desc.ist)
          IF (LONG MODE)
              // in long mode, interrupts/exceptions align rsp
                            // to a 16-byte boundary
          RSP.q = temp RSP
          SS = temp SS desc
          PUSH.v old SS // #SS on the following pushes uses SS.sel as error code
          PUSH.v old RSP
          PUSH.v old RFLAGS
          PUSH.v old CS
          PUSH.v next RIP
          IF ((64BIT MODE) && (temp RIP is non-canonical)
             || (!64BIT MODE) && (temp RIP > CS.limit))
              EXCEPTION [#GP(0)]
          RFLAGS.VM,NT,TF,RF cleared
```

```
RFLAGS.IF cleared if interrupt gate
           RIP = temp RIP
           EXIT
       }
   INT N VIRTUAL:
       temp int n vector = byte-sized interrupt vector specified in the instruc-
tion,
                           zero-extended to 64 bits
                                      // vme isn't enabled
       IF (CR4.VME==0)
       {
       IF (RFLAGS.IOPL==3)
               INT N VIRTUAL TO PROTECTED
           ELSE
               EXCEPTION [#GP(0)]
       }
       temp IRB BASE = READ MEM.w [tss:102] - 32
                         // check the vme Int-n Redirection Bitmap (IRB), to see
                         // if we should redirect this interrupt to a virtual-mode
                          // handler
       temp VME REDIRECTION BIT = READ BIT ARRAY ([tss:temp IRB BASE],
                                                   temp int n vector)
       IF (temp VME REDIRECTION BIT==1)
                          // the virtual-mode int-n bitmap bit is set, so don't
       {
                          // redirect this interrupt
           IF (RFLAGS.IOPL==3)
               INT N VIRTUAL TO PROTECTED
           ELSE
               EXCEPTION [#GP(0)]
       }
                          // redirect interrupt through virtual-mode idt
       ELSE
       {
           temp RIP = READ MEM.w [0:temp int n vector*4]
                          // read target CS:RIP from the virtual-mode idt at
                          // linear address 0
           temp CS = READ MEM.w [0:temp int n vector*4+2]
           IF (RFLAGS.IOPL < 3)
              old RFLAGS = old RFLAGS with VIF bit shifted into IF bit, and IOPL
= 3
           PUSH.w old RFLAGS
           PUSH.w old CS
           PUSH.w next RIP
           CS.sel = temp CS
           CS.base = temp CS SHL 4
```

```
RFLAGS.TF, RF cleared
       RIP = temp RIP // RFLAGS.IF cleared if IOPL == 3
                           // RFLAGS.VIF cleared if IOPL < 3</pre>
       EXIT
    }
INT N VIRTUAL TO PROTECTED:
   temp idt desc = READ IDT (temp int n vector)
   IF (temp idt desc.attr.type == 'taskgate')
       TASK SWITCH // using tss selector in the task gate as the target tss
   IF ((temp idt desc.attr.type == 'intgate32')
       (temp idt desc.attr.type == 'trapgate32'))
                 // the size of the gate controls the size of the stack pushes
       V=4-byte // legacy mode, using a 32-bit gate
   ELSE // gate is intgate16 or trapgate16
       V=2-byte
                            // legacy mode, using a 16-bit gate
   temp RIP = temp idt desc.offset
   CS = READ DESCRIPTOR (temp idt desc.segment, intcs chk)
   IF (CS.attr.dpl!=0)
                            // Handler must run at CPL 0.
       EXCEPTION [#GP(CS.sel)]
   CPL = 0
   temp ist = 0
                            // Legacy mode doesn't use ist pointers
   temp SS desc:temp RSP = READ INNER LEVEL STACK POINTER (CPL, temp ist)
   RSP.q = temp RSP
   SS = temp SS desc
   PUSH.v old GS
                    // #SS on the following pushes use SS.sel as error code.
   PUSH.v old FS
   PUSH.v old DS
   PUSH.v old ES
   PUSH.v old SS
   PUSH.v old RSP
   PUSH.v old RFLAGS // Pushed with RF clear.
   PUSH.v old CS
   PUSH.v next RIP
   IF (temp RIP > CS.limit)
       EXCEPTION [#GP(0)]
   DS = NULL // can't use virtual-mode selectors in protected mode
   ES = NULL // can't use virtual-mode selectors in protected mode
   FS = NULL // can't use virtual-mode selectors in protected mode
   GS = NULL
               // can't use virtual-mode selectors in protected mode
```

RFLAGS.VM,NT,TF,RF cleared RFLAGS.IF cleared if interrupt gate RIP = temp\_RIP EXIT

#### **Related Instructions**

INT 3, INTO, BOUND

#### **rFLAGS** Affected

If a task switch occurs, all flags are modified. Otherwise settings are as follows:

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
		М	М	Μ	0	Μ				М	0					
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0

Note: Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.

Exception	Real		Protecte d	Cause of Exception
		Х	Х	As part of a stack switch, the target stack segment selector or rSP in the TSS was beyond the TSS limit.
		Х	Х	As part of a stack switch, the target stack segment selector in the TSS was a null selector.
		х	Х	As part of a stack switch, the target stack segment selector's TI bit was set, but the LDT selector was a null selector.
Invalid TSS, #TS (selector)		Х	х	As part of a stack switch, the target stack segment selector in the TSS was beyond the limit of the GDT or LDT descriptor table.
		Х	Х	As part of a stack switch, the target stack segment selector in the TSS contained a RPL that was not equal to its DPL.
		х	х	As part of a stack switch, the target stack segment selector in the TSS contained a DPL that was not equal to the CPL of the code segment selector.
		х	Х	As part of a stack switch, the target stack segment selector in the TSS was not a writable segment.
Segment not present, #NP (selector)		х	х	The accessed code segment, interrupt gate, trap gate, task gate, or TSS was not present.
Stack, #SS	х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical, and no stack switch occurred.

		Virtual	Protecte	
Exception	Real		d	Cause of Exception
Stock #SS		Х	Х	After a stack switch, a memory address exceeded the stack segment limit or was non-canonical.
Stack, #SS (selector)		х	х	As part of a stack switch, the SS register was loaded with a non-null segment selector and the segment was marked not present.
	х	Х	Х	A memory address exceeded a data segment limit or was non- canonical.
General protection,	х	Х	Х	The target offset exceeded the code segment limit or was non- canonical.
#GP		Х		The IOPL was less than 3 and CR4.VME was 0.
		х		IOPL was less than 3, CR4.VME was 1, and the corresponding bit in the VME interrupt redirection bitmap was 1.
	Х	Х	Х	The interrupt vector was beyond the limit of IDT.
		Х	х	The descriptor in the IDT was not an interrupt, trap, or task gate in legacy mode or not a 64-bit interrupt or trap gate in long mode.
		Х	Х	The DPL of the interrupt, trap, or task gate descriptor was less than the CPL.
General protection,		Х	Х	The segment selector specified by the interrupt or trap gate had its TI bit set, but the LDT selector was a null selector.
#GP (selector)		Х	Х	The segment descriptor specified by the interrupt or trap gate exceeded the descriptor table limit or was a null selector.
		Х	х	The segment descriptor specified by the interrupt or trap gate was not a code segment in legacy mode, or not a 64-bit code segment in long mode.
			Х	The DPL of the segment specified by the interrupt or trap gate was greater than the CPL.
		Х		The DPL of the segment specified by the interrupt or trap gate pointed was not 0 or it was a conforming segment.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

# INTO

# Interrupt to Overflow Vector

Checks the overflow flag (OF) in the rFLAGS register and calls the overflow exception (#OF) handler if the OF flag is set to 1. This instruction has no effect if the OF flag is cleared to 0. The INTO instruction detects overflow in signed number addition. See *AMD64 Architecture Programmer's Manual Volume 1: Application Programming* for more information on the OF flag.

Using this instruction in 64-bit mode generates an invalid-opcode exception.

For detailed descriptions of the steps performed by INT instructions, see the following:

- Legacy-Mode Interrupts: "Legacy Protected-Mode Interrupt Control Transfers" in Volume 2.
- Long-Mode Interrupts: "Long-Mode Interrupt Control Transfers" in Volume 2.

Mnemonic	Opcode	Description
INTO	CE	Call overflow exception if the overflow flag is set. (Invalid in 64-bit mode.)

#### Action

### **Related Instructions**

INT, INT 3, BOUND

# rFLAGS Affected

None.

Exception	Real		Protecte d	Cause of Exception
Overflow, #OF	Х	Х	Х	The INTO instruction was executed with 0F set to 1.
Invalid opcode, #UD			Х	Instruction was executed in 64-bit mode.

# Jcc

# Jump on Condition

Checks the status flags in the rFLAGS register and, if the flags meet the condition specified by the condition code in the mnemonic (cc), jumps to the target instruction located at the specified relative offset. Otherwise, execution continues with the instruction following the Jcc instruction.

Unlike the unconditional jump (JMP), conditional jump instructions have only two forms—*short* and *near conditional jumps*. Different opcodes correspond to different forms of one instruction. For example, the JO instruction (jump if overflow) has opcode 0Fh 80h for its near form and 70h for its short form, but the mnemonic is the same for both forms. The only difference is that the near form has a 16- or 32-bit relative displacement, while the short form always has an 8-bit relative displacement.

Mnemonics are provided to deal with the programming semantics of both signed and unsigned numbers. Instructions tagged A (above) and B (below) are intended for use in unsigned integer code; those tagged G (greater) and L (less) are intended for use in signed integer code.

If the jump is taken, the signed displacement is added to the rIP (of the following instruction) and the result is truncated to 16, 32, or 64 bits, depending on operand size.

In 64-bit mode, the operand size defaults to 64 bits. The processor sign-extends the 8-bit or 32-bit displacement value to 64 bits before adding it to the RIP.

These instructions cannot perform far jumps (to other code segments). To create a far-conditionaljump code sequence corresponding to a high-level language statement like:

IF A == B THEN GOTO FarLabel

where FarLabel is located in another code segment, use the opposite condition in a conditional short jump before an unconditional far jump. Such a code sequence might look like:

cmp	А,В	;	compare operands
jne	NextInstr	;	continue program if not equal
jmp	far FarLabel	;	far jump if operands are equal
NextInst	r:	;	continue program

For details about control-flow instructions, see "Control Transfers" in Volume 1, and "Control-Transfer Privilege Checks" in Volume 2.

Mnemonic	Opcode	Description
JO rel8off JO rel16off JO rel32off	70 cb 0F 80 <i>cw</i> 0F 80 <i>cd</i>	Jump if overflow (OF = 1).
JNO rel8off JNO rel16off JNO rel32off	71 <i>cb</i> 0F 81 <i>cw</i> 0F 81 <i>cd</i>	Jump if not overflow (OF = 0).
JB rel8off JB rel16off JB rel32off	72 cb 0F 82 cw 0F 82 cd	Jump if below (CF = 1).

# 

# AMD64 Technology

Mnemonic	Opcode	Description
JC rel8off JC rel16off JC rel32off	72 cb 0F 82 cw 0F 82 cd	Jump if carry (CF = 1).
JNAE rel8off JNAE rel16off JNAE rel32off	72 cb 0F 82 cw 0F 82 cd	Jump if not above or equal (CF = 1).
JNB rel8off JNB rel16off JNB rel32off	73 cb 0F 83 cw 0F 83 cd	Jump if not below (CF = 0).
JNC rel8off JNC rel16off JNC rel32off	73 cb 0F 83 cw 0F 83 cd	Jump if not carry (CF = 0).
JAE rel8off JAE rel16off JAE rel32off	73 cb 0F 83 cw 0F 83 cd	Jump if above or equal ( $CF = 0$ ).
JZ rel8off JZ rel16off JZ rel32off	74 cb 0F 84 cw 0F 84 cd	Jump if zero (ZF = 1).
JE rel8off JE rel16off JE rel32off	74 cb 0F 84 cw 0F 84 cd	Jump if equal (ZF = 1).
JNZ rel8off JNZ rel16off JNZ rel32off	75 cb 0F 85 cw 0F 85 cd	Jump if not zero (ZF = 0).
JNE re/8off JNE re/16off JNE re/32off	75 cb 0F 85 cw 0F 85 cd	Jump if not equal (ZF = 0).
JBE rel8off JBE rel16off JBE rel32off	76 cb 0F 86 cw 0F 86 cd	Jump if below or equal (CF = 1 or $ZF = 1$ ).
JNA rel8off JNA rel16off JNA rel32off	76 cb 0F 86 cw 0F 86 cd	Jump if not above (CF = 1 or ZF = 1).
JNBE rel8off JNBE rel16off JNBE rel32off	77 cb 0F 87 cw 0F 87 cd	Jump if not below or equal ( $CF = 0$ and $ZF = 0$ ).
JA rel8off JA rel16off JA rel32off	77 cb 0F 87 cw 0F 87 cd	Jump if above (CF = 0 and ZF = 0).
JS rel8off JS rel16off JS rel32off	78 <i>cb</i> 0F 88 <i>cw</i> 0F 88 <i>cd</i>	Jump if sign (SF = 1).
JNS rel8off JNS rel16off JNS rel32off	79 <i>cb</i> 0F 89 <i>cw</i> 0F 89 <i>cd</i>	Jump if not sign (SF = 0).

### 24594—Rev. 3.21—October 2013

Mnemonic	Opcode	Description
JP rel8off JP rel16off JP rel32off	7A cb 0F 8A cw 0F 8A cd	Jump if parity (PF = 1).
JPE rel8off JPE rel16off JPE rel32off	7A cb 0F 8A cw 0F 8A cd	Jump if parity even (PF = 1).
JNP rel8off JNP rel16off JNP rel32off	7B	Jump if not parity (PF = 0).
JPO rel8off JPO rel16off JPO rel32off	7B	Jump if parity odd (PF = 0).
JL rel8off JL rel16off JL rel32off	7C cb 0F 8C cw 0F 8C cd	Jump if less (SF <> OF).
JNGE rel8off JNGE rel16off JNGE rel32off	7C cb 0F 8C cw 0F 8C cd	Jump if not greater or equal (SF <> OF).
JNL rel8off JNL rel16off JNL rel32off	7D cb 0F 8D cw 0F 8D cd	Jump if not less (SF = OF).
JGE rel8off JGE rel16off JGE rel32off	7D cb 0F 8D cw 0F 8D cd	Jump if greater or equal (SF = OF).
JLE rel8off JLE rel16off JLE rel32off	7E	Jump if less or equal (ZF = 1 or SF <> OF).
JNG rel8off JNG rel16off JNG rel32off	7E	Jump if not greater (ZF = 1 or SF <> OF).
JNLE rel8off JNLE rel16off JNLE rel32off	7F <i>cb</i> 0F 8F <i>cw</i> 0F 8F <i>cd</i>	Jump if not less or equal ( $ZF = 0$ and $SF = OF$ ).
JG rel8off JG rel16off JG rel32off	7F <i>cb</i> 0F 8F <i>cw</i> 0F 8F <i>cd</i>	Jump if greater (ZF = 0 and SF = OF).

#### **Related Instructions**

JMP (Near), JMP (Far), JrCXZ

# rFLAGS Affected

None

Exception		Virtual 8086	Protecte d	Cause of Exception
General protection, #GP	x	Х	Х	The target offset exceeded the code segment limit or was non-canonical.

# Jump if rCX Zero

# JCXZ JECXZ JRCXZ

Checks the contents of the count register (rCX) and, if 0, jumps to the target instruction located at the specified 8-bit relative offset. Otherwise, execution continues with the instruction following the JrCXZ instruction.

The size of the count register (CX, ECX, or RCX) depends on the address-size attribute of the JrCXZ instruction. Therefore, JRCXZ can only be executed in 64-bit mode and JCXZ cannot be executed in 64-bit mode.

If the jump is taken, the signed displacement is added to the rIP (of the following instruction) and the result is truncated to 16, 32, or 64 bits, depending on operand size.

In 64-bit mode, the operand size defaults to 64 bits. The processor sign-extends the 8-bit displacement value to 64 bits before adding it to the RIP.

For details about control-flow instructions, see "Control Transfers" in Volume 1, and "Control-Transfer Privilege Checks" in Volume 2.

Mnemonic	Opcode	Description
JCXZ rel8off	E3 <i>cb</i>	Jump short if the 16-bit count register (CX) is zero.
JECXZ rel8off	E3 <i>cb</i>	Jump short if the 32-bit count register (ECX) is zero.
JRCXZ rel8off	E3 <i>cb</i>	Jump short if the 64-bit count register (RCX) is zero.

### **Related Instructions**

Jcc, JMP (Near), JMP (Far)

# rFLAGS Affected

None

Exception	Real		Protecte d	Cause of Exception
General protection, #GP	х	Х	Х	The target offset exceeded the code segment limit or was non- canonical

# JMP (Near)

# Near Jump

Unconditionally transfers control to a new address without saving the current rIP value. This form of the instruction jumps to an address in the current code segment and is called a *near jump*. The target operand can specify a register, a memory location, or a label.

If the JMP target is specified in a register or memory location, then a 16-, 32-, or 64-bit rIP is read from the operand, depending on operand size. This rIP is zero-extended to 64 bits.

If the JMP target is specified by a displacement in the instruction, the signed displacement is added to the rIP (of the following instruction), and the result is truncated to 16, 32, or 64 bits depending on operand size. The signed displacement can be 8 bits, 16 bits, or 32 bits, depending on the opcode and the operand size.

For near jumps in 64-bit mode, the operand size defaults to 64 bits. The E9 opcode results in RIP = RIP + 32-bit signed displacement, and the FF /4 opcode results in RIP = 64-bit offset from register or memory. No prefix is available to encode a 32-bit operand size in 64-bit mode.

See JMP (Far) for information on far jumps—jumps to procedures located outside of the current code segment. For details about control-flow instructions, see "Control Transfers" in Volume 1, and "Control-Transfer Privilege Checks" in Volume 2.

Mnemonic	Opcode	Description
JMP rel8off	EB cb	Short jump with the target specified by an 8-bit signed displacement.
JMP rel16off	E9 <i>cw</i>	Near jump with the target specified by a 16-bit signed displacement.
JMP rel32off	E9 <i>cd</i>	Near jump with the target specified by a 32-bit signed displacement.
JMP reg/mem16	FF /4	Near jump with the target specified reg/mem16.
JMP reg/mem32	FF /4	Near jump with the target specified <i>reg/mem32</i> . (No prefix for encoding in 64-bit mode.)
JMP reg/mem64	FF /4	Near jump with the target specified reg/mem64.

# **Related Instructions**

JMP (Far), Jcc, JrCX

# rFLAGS Affected

None.

Exception	Real		Protecte d	Cause of Exception
Stack, #SS	x	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
	x	х	Х	A memory address exceeded a data segment limit or was non- canonical.
General protection, #GP	х	х	Х	The target offset exceeded the code segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	х	An unaligned memory reference was performed while alignment checking was enabled.

# JMP (Far)

# Far Jump

Unconditionally transfers control to a new address without saving the current CS:rIP values. This form of the instruction jumps to an address outside the current code segment and is called a *far jump*. The operand specifies a target selector and offset.

The target operand can be specified by the instruction directly, by containing the far pointer in the jmp far opcode itself, or indirectly, by referencing a far pointer in memory. In 64-bit mode, only indirect far jumps are allowed, executing a direct far jmp (opcode EA) will generate an undefined opcode exception. For both direct and indirect far jumps, if the JMP (Far) operand-size is 16 bits, the instruction's operand is a 16-bit selector followed by a 16-bit offset. If the operand-size is 32 or 64 bits, the operand is a 16-bit selector followed by a 32-bit offset.

In all modes, the target selector used by the instruction can be a code selector. Additionally, the target selector can also be a call gate in protected mode, or a task gate or TSS selector in legacy protected mode.

- *Target is a code segment*—Control is transferred to the target CS:rIP. In this case, the target offset can only be a 16 or 32 bit value, depending on operand-size, and is zero-extended to 64 bits. No CPL change is allowed.
- *Target is a call gate*—The call gate specifies the actual target code segment and offset, and control is transferred to the target CS:rIP. When jumping through a call gate, the size of the target rIP is 16, 32, or 64 bits, depending on the size of the call gate. If the target rIP is less than 64 bits, it's zero-extended to 64 bits. In long mode, only 64-bit call gates are allowed, and they must point to 64-bit code segments. No CPL change is allowed.
- *Target is a task gate or a TSS*—If the mode is legacy protected mode, then a task switch occurs. See "Hardware Task-Management in Legacy Mode" in volume 2 for details about task switches. Hardware task switches are not supported in long mode.

See JMP (Near) for information on near jumps—jumps to procedures located inside the current code segment. For details about control-flow instructions, see "Control Transfers" in Volume 1, and "Control-Transfer Privilege Checks" in Volume 2.

Mnemonic	Opcode	Description
JMP FAR pntr16:16	EA cd	Far jump direct, with the target specified by a far pointer contained in the instruction. (Invalid in 64-bit mode.)
JMP FAR pntr16:32	EA cp	Far jump direct, with the target specified by a far pointer contained in the instruction. (Invalid in 64-bit mode.)
JMP FAR mem16:16	FF /5	Far jump indirect, with the target specified by a far pointer in memory.
JMP FAR mem16:32	FF /5	Far jump indirect, with the target specified by a far pointer in memory.

#### Action

```
// Far jumps (JMPF)
   // See "Pseudocode Definition" on page 57.
   JMPF_START:
   IF (REAL MODE)
      JMPF REAL OR VIRTUAL
   ELSIF (PROTECTED_MODE)
       JMPF PROTECTED
   ELSE // (VIRTUAL MODE)
       JMPF REAL OR VIRTUAL
   JMPF_REAL_OR_VIRTUAL:
       IF (OPCODE == jmpf [mem]) //JMPF Indirect
       {
           temp RIP = READ MEM.z [mem]
           temp CS = READ MEM.w [mem+Z]
       }
       ELSE // (OPCODE == jmpf direct)
       {
           temp RIP = z-sized offset specified in the instruction,
                     zero-extended to 64 bits
           temp CS = selector specified in the instruction
       }
       IF (temp RIP>CS.limit)
           EXCEPTION [#GP(0)]
       CS.sel = temp CS
       CS.base = temp CS SHL 4
       RIP = temp RIP
       EXIT
   JMPF PROTECTED:
       IF (OPCODE == jmpf [mem]) // JMPF Indirect
       {
           temp offset = READ MEM.z [mem]
           temp sel
                    = READ MEM.w [mem+Z]
       }
       ELSE // (OPCODE == jmpf direct)
       {
           IF (64BIT MODE)
              EXCEPTION [#UD]
                                           // 'jmpf direct' is illegal in 64-bit
mode
           temp offset = z-sized offset specified in the instruction,
                         zero-extended to 64 bits
                       = selector specified in the instruction
           temp sel
```

}

```
temp desc = READ DESCRIPTOR (temp sel, cs chk)
                    // read descriptor, perform protection and type checks
IF (temp desc.attr.type == 'available tss')
                    // using temp sel as the target tss selector
    TASK SWITCH
ELSIF (temp desc.attr.type == 'taskgate')
    TASK SWITCH
                     // using the tss selector in the task gate as the
                     // target tss
ELSIF (temp desc.attr.type == 'code')
                     // if the selector refers to a code descriptor, then
                     // the offset we read is the target RIP
{
    temp RIP = temp offset
    CS = temp desc
    IF ((!64BIT MODE) && (temp RIP > CS.limit))
                     // temp RIP can't be non-canonical because
                   // it's a 16- or 32-bit offset, zero-extended to 64 bits
    {
       EXCEPTION [#GP(0)]
    }
    RIP = temp RIP
   EXIT
}
ELSE
{
       // (temp desc.attr.type == 'callgate')
       // if the selector refers to a call gate, then
       // the target CS and RIP both come from the call gate
    temp RIP = temp desc.offset
    IF (LONG MODE)
      // in long mode, we need to read the 2nd half of a 16-byte call-gate
       // from the gdt/ldt to get the upper 32 bits of the target RIP
       temp upper = READ MEM.q [temp sel+8]
        IF (temp upper's extended attribute bits != 0)
            EXCEPTION [#GP(temp sel)]
                                           // Make sure the extended
                                           // attribute bits are all zero.
        temp RIP = tempRIP + (temp upper SHL 32)
                        // concatenate both halves of RIP
    }
    CS = READ DESCRIPTOR (temp desc.segment, clg chk)
                        // set up new CS base, attr, limits
    IF ((64BIT MODE) && (temp RIP is non-canonical)
       || (!64BIT MODE) && (temp RIP > CS.limit))
        EXCEPTION [#GP(0)]
    RIP = temp RIP
    EXIT
```

}

### **Related Instructions**

JMP (Near), Jcc, JrCX

### rFLAGS Affected

None, unless a task switch occurs, in which case all flags are modified.

Exception	Real		Protecte d	Cause of Exception
Invalid opendo	Х	Х	Х	The far JUMP indirect opcode (FF /5) had a register operand.
Invalid opcode, #UD			х	The far JUMP direct opcode (EA) was executed in 64-bit mode.
Segment not present, #NP (selector)			х	The accessed code segment, call gate, task gate, or TSS was not present.
Stack, #SS	х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	x	Х	Х	A memory address exceeded a data segment limit or was non- canonical.
	x	Х	Х	The target offset exceeded the code segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.

		Virtual	Protecte	
Exception	Real		d	Cause of Exception
			Х	The target code segment selector was a null selector.
			Х	A code, call gate, task gate, or TSS descriptor exceeded the descriptor table limit.
			Х	A segment selector's TI bit was set, but the LDT selector was a null selector.
			х	The segment descriptor specified by the instruction was not a code segment, task gate, call gate or available TSS in legacy mode, or not a 64-bit code segment or a 64-bit call gate in long mode.
			х	The RPL of the non-conforming code segment selector specified by the instruction was greater than the CPL, or its DPL was not equal to the CPL.
General protection,			Х	The DPL of the conforming code segment descriptor specified by the instruction was greater than the CPL.
#GP (selector)			х	The DPL of the callgate, taskgate, or TSS descriptor specified by the instruction was less than the CPL or less than its own RPL.
			Х	The segment selector specified by the call gate or task gate was a null selector.
			х	The segment descriptor specified by the call gate was not a code segment in legacy mode or not a 64-bit code segment in long mode.
			Х	The DPL of the segment descriptor specified the call gate was greater than the CPL and it is a conforming segment.
-			Х	The DPL of the segment descriptor specified by the callgate was not equal to the CPL and it is a non-conforming segment.
			Х	The 64-bit call gate's extended attribute bits were not zero.
			Х	The TSS descriptor was found in the LDT.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

24594—Rev. 3.21—October 2013

# LAHF Load Status Flags into AH Register

Loads the lower 8 bits of the rFLAGS register, including sign flag (SF), zero flag (ZF), auxiliary carry flag (AF), parity flag (PF), and carry flag (CF), into the AH register.

The instruction sets the reserved bits 1, 3, and 5 of the rFLAGS register to 1, 0, and 0, respectively, in the AH register.

The LAHF instruction can only be executed in 64-bit mode. Support for the instruction is implementation-dependent and is indicated by CPUID Fn8000\_0001\_ECX[LahfSahf] = 1.

For more information on using the CPUID instruction, see the instruction reference page for the CPUID instruction on page 153. For a description of all feature flags related to instruction subset support, see Appendix D, "Instruction Subsets and CPUID Feature Flags," on page 519.

Mnemonic	Opcode	Description
LAHF	9F	Load the SF, ZF, AF, PF, and CF flags into the AH register.

#### **Related Instructions**

SAHF

#### rFLAGS Affected

None.

Exception	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD		Х	The LAHF instruction is not supported, as indicated by CPUID Fn8000_0001_ECX[LahfSahf] = 0.

# Load Far Pointer

LDS LES LFS LGS LSS

Loads a far pointer from a memory location (second operand) into a segment register (mnemonic) and general-purpose register (first operand). The instruction stores the 16-bit segment selector of the pointer into the segment register and the 16-bit or 32-bit offset portion into the general-purpose register. The operand-size attributes determine whether the pointer loaded is 32, 48 or 80 bits in length.

These instructions load associated segment-descriptor information into the hidden portion of the specified segment register.

Mnemonic	Opcode	Description
LDS reg16, mem16:16	C5 /r	Load DS:reg16 with a far pointer from memory. [Redefined as VEX (2-byte prefix) in 64-bit mode.]
LDS reg32, mem16:32	C5 /r	Load DS:reg32 with a far pointer from memory. [Redefined as VEX (2-byte prefix) in 64-bit mode.]
LES reg16, mem16:16	C4 /r	Load ES:reg16 with a far pointer from memory. [Redefined as VEX (3-byte prefix) in 64-bit mode.]
LES reg32, mem16:32	C4 /r	Load ES:reg32 with a far pointer from memory. [Redefined as VEX (3-byte prefix) in 64-bit mode.]
LFS reg16, mem16:16	0F B4 <i>/r</i>	Load FS:reg16 with a 32-bit far pointer from memory.
LFS reg32, mem16:32	0F B4 <i>/r</i>	Load FS:reg32 with a 48-bit far pointer from memory.
LFS reg64, mem16:64	0F B4 <i>/r</i>	Load FS:reg64 with an 80-bit far pointer from memory.
LGS reg16, mem16:16	0F B5 /r	Load GS:reg16 with a 32-bit far pointer from memory.
LGS reg32, mem16:32	0F B5 /r	Load GS:reg32 with a 48-bit far pointer from memory.
LGS reg64, mem16:64	0F B5 /r	Load GS:reg64 with an 80-bit far pointer from memory.
LSS reg16, mem16:16	0F B2 /r	Load SS:reg16 with a 32-bit far pointer from memory.
LSS reg32, mem16:32	0F B2 /r	Load SS:reg32 with a 48-bit far pointer from memory.
LSS reg64, mem16:64	0F B2 /r	Load SS: <i>reg64</i> with an 80-bit far pointer from memory.

### **Related Instructions**

None

# rFLAGS Affected

None

Exception	Real		Protecte d	Cause of Exception
Invalid opcode,	Х	Х	Х	The source operand was a register.
#UD			Х	LDS or LES was executed in 64-bit mode.
Segment not present, #NP (selector)			X The DS, ES, FS, or GS register was loaded with a non-null segment selector and the segment was marked not present.	
Stack, #SS	x	Х	х	A memory address exceeded the stack segment limit or was non-canonical.
Stack, #SS (selector)			Х	The SS register was loaded with a non-null segment selector and the segment was marked not present.
General protection, #GP	x	Х	х	A memory address exceeded a data segment limit or was non- canonical.
#GP			Х	A null data segment was used to reference memory.
			х	A segment register was loaded, but the segment descriptor exceeded the descriptor table limit.
			х	A segment register was loaded and the segment selector's TI bit was set, but the LDT selector was a null selector.
			х	The SS register was loaded with a null segment selector in non-64-bit mode or while CPL = 3.
General protection, #GP			х	The SS register was loaded and the segment selector RPL and the segment descriptor DPL were not equal to the CPL.
(selector)			х	The SS register was loaded and the segment pointed to was not a writable data segment.
			х	The DS, ES, FS, or GS register was loaded and the segment pointed to was a data or non-conforming code segment, but the RPL or CPL was greater than the DPL.
			х	The DS, ES, FS, or GS register was loaded and the segment pointed to was not a data segment or readable code segment.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

# LEA

# Load Effective Address

Computes the effective address of a memory location (second operand) and stores it in a generalpurpose register (first operand).

The address size of the memory location and the size of the register determine the specific action taken by the instruction, as follows:

- If the address size and the register size are the same, the instruction stores the effective address as computed.
- If the address size is longer than the register size, the instruction truncates the effective address to the size of the register.
- If the address size is shorter than the register size, the instruction zero-extends the effective address to the size of the register.

If the second operand is a register, an undefined-opcode exception occurs.

The LEA instruction is related to the MOV instruction, which copies data from a memory location to a register, but LEA takes the address of the source operand, whereas MOV takes the contents of the memory location specified by the source operand. In the simplest cases, LEA can be replaced with MOV. For example:

```
lea eax, [ebx]
```

has the same effect as:

mov eax, ebx

However, LEA allows software to use any valid ModRM and SIB addressing mode for the source operand. For example:

```
lea eax, [ebx+edi]
```

loads the sum of the EBX and EDI registers into the EAX register. This could not be accomplished by a single MOV instruction.

The LEA instruction has a limited capability to perform multiplication of operands in general-purpose registers using scaled-index addressing. For example:

```
lea eax, [ebx+ebx*8]
```

loads the value of the EBX register, multiplied by 9, into the EAX register. Possible values of multipliers are 2, 4, 8, 3, 5, and 9.

The LEA instruction is widely used in string-processing and array-processing to initialize an index register (rSI or rDI) before performing string instructions such as MOVSx. It is also used to initialize the rBX register before performing the XLAT instruction in programs that perform character translations. In data structures, the LEA instruction can calculate addresses of operands stored in memory, and in particular, addresses of array or string elements.

Mnemonic	Opcode	Description
LEA reg16, mem	8D /r	Store effective address in a 16-bit register.
LEA reg32, mem	8D /r	Store effective address in a 32-bit register.
LEA reg64, mem	8D /r	Store effective address in a 64-bit register.

# **Related Instructions**

MOV

### rFLAGS Affected

None

Exception		Virtual 8086	Protecte d	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The source operand was a register.

# LEAVE

# **Delete Procedure Stack Frame**

Releases a stack frame created by a previous ENTER instruction. To release the frame, it copies the frame pointer (in the rBP register) to the stack pointer register (rSP), and then pops the old frame pointer from the stack into the rBP register, thus restoring the stack frame of the calling procedure.

The 32-bit LEAVE instruction is equivalent to the following 32-bit operation:

MOV ESP,EBP POP EBP

To return program control to the calling procedure, execute a RET instruction after the LEAVE instruction.

In 64-bit mode, the LEAVE operand size defaults to 64 bits, and there is no prefix available for encoding a 32-bit operand size.

Mnemonic	Opcode	Description
LEAVE	C9	Set the stack pointer register SP to the value in the BP register and pop BP.
LEAVE	C9	Set the stack pointer register ESP to the value in the EBP register and pop EBP. (No prefix for encoding this in 64-bit mode.)
LEAVE	C9	Set the stack pointer register RSP to the value in the RBP register and pop RBP.

### **Related Instructions**

ENTER

### **rFLAGS** Affected

None

Exception	Real		Protecte d	Cause of Exception
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

# LFENCE

Load Fence

Acts as a barrier to force strong memory ordering (serialization) between load instructions preceding the LFENCE and load instructions that follow the LFENCE. Loads from differing memory types may be performed out of order, in particular between WC/WC+ and other memory types. The LFENCE instruction assures that the system completes all previous loads before executing subsequent loads.

The LFENCE instruction is weakly-ordered with respect to store instructions, data and instruction prefetches, and the SFENCE instruction. Speculative loads initiated by the processor, or specified explicitly using cache-prefetch instructions, can be reordered around an LFENCE.

In addition to load instructions, the LFENCE instruction is strongly ordered with respect to other LFENCE instructions, as well as MFENCE and other serializing instructions. Further details on the use of MFENCE to order accesses among differing memory types may be found in *AMD64 Architecture Programmer's Manual Volume 2: System Programming*, section 7.4 "Memory Types" on page 172.

LFENCE is an SSE2 instruction. Support for SSE2 instructions is indicated by CPUID Fn0000\_0001\_EDX[SSE2] = 1.

For more information on using the CPUID instruction, see the instruction reference page for the CPUID instruction on page 153. For a description of all feature flags related to instruction subset support, see Appendix D, "Instruction Subsets and CPUID Feature Flags," on page 519.

Mnemonic	Opcode	Description
LFENCE	0F AE E8	Force strong ordering of (serialize) load operations.

#### **Related Instructions**

MFENCE, SFENCE

### rFLAGS Affected

None

Exception		Virtual 8086	Protecte d	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	SSE2 instructions are not supported, as indicated by CPUID Fn0000_0001_EDX[SSE2] = 0.

# LLWPCB Load Lightweight Profiling Control Block Address

Parses the Lightweight Profiling Control Block at the address contained in the specified register. If the LWPCB is valid, writes the address into the LWP CBADDR MSR and enables Lightweight Profiling.

See Volume 2, Chapter 13, for an overview of the lightweight profiling facility.

The LWPCB must be in memory that is readable and writable in user mode. For better performance, it should be aligned on a 64-byte boundary in memory and placed so that it does not cross a page boundary, though neither of these suggestions is required.

The LWPCB address in the register is truncated to 32 bits if the operand size is 32.

#### Action

- 1. If LWP is not available or if the machine is not in protected mode, LLWPCB immediately causes a #UD exception.
- 2. If LWP is already enabled, the processor flushes the LWP state to memory in the old LWPCB. See description of the SLWPCB instruction on page 316 for details on saving the active LWP state.

If the flush causes a #PF exception, LWP remains enabled with the old LWPCB still active. Note that the flush is done before LWP attempts to access the new LWPCB.

- 3. If the specified LWPCB address is 0, LWP is disabled and the execution of LLWPCB is complete.
- 4. The LWPCB address is non-zero. LLWPCB validates it as follows:
  - If any part of the LWPCB or the ring buffer is beyond the data segment limit, LLWPCB causes a #GP exception.
  - If the ring buffer size is below the implementation's minimum ring buffer size, LLWPCB causes a #GP exception.
  - While doing these checks, LWP reads and writes the LWPCB, which may cause a #PF exception.

If any of these exceptions occurs, LLWPCB aborts and LWP is left disabled. Usually, the operating system will handle a #PF exception by making the memory available and returning to retry the LLWPCB instruction. The #GP exceptions indicate application programming errors.

- 5. LWP converts the LWPCB address and the ring buffer address to linear address form by adding the DS base address and stores the addresses internally.
- 6. LWP examines the LWPCB.Flags field to determine which events should be enabled and whether threshold interrupts should be taken. It clears the bits for any features that are not available and stores the result back to LWPCB.Flags to inform the application of the actual LWP state.
- 7. For each event being enabled, LWP examines the EventInterval*n* value and, if necessary, sets it to an implementation-defined minimum. (The minimum event interval for LWPVAL is zero.) It loads its internal counter for the event from the value in EventCounter*n*. A zero or negative value

in EventCounter*n* means that the next event of that type will cause an event record to be stored. To count every  $j^{\text{th}}$  event, a program should set EventInterval*n* to j-l and EventCounter*n* to some starting value (where j-l is a good initial count). If the counter value is larger than the interval, the first event record will be stored after a larger number of events than subsequent records.

8. LWP is started. The execution of LLWPCB is complete.

### Notes

If none of the bits in the LWPCB.Flags specifies an available event, LLWPCB still enables LWP to allow the use of the LWPINS instruction. However, no other event records will be stored.

A program can temporarily disable LWP by executing SLWPCB to obtain the current LWPCB address, saving that value, and then executing LLWPCB with a register containing 0. It can later reenable LWP by executing LLWPCB with a register containing the saved address.

When LWP is enabled, it is typically an error to execute LLWPCB with the address of the active LWPCB. When the hardware flushes the existing LWP state into the LWPCB, it may overwrite fields that the application may have set to new LWP parameter values. The flushed values will then be loaded as LWP is restarted. To reuse an LWPCB, an application should stop LWP by passing a zero to LLWPCB, then prepare the LWPCB with new parameters and execute LLWPCB again to restart LWP.

Internally, LWP keeps the linear address of the LWPCB and the ring buffer. If the application changes the value of DS, LWP will continue to collect samples even if the new DS value would no longer allow access the LWPCB or the ring buffer. However, a #GP fault will occur if the application uses XRSTOR to restore LWP state saved by XSAVE. Programs should avoid using XSAVE/XRSTOR on LWP state if DS has changed. This only applies when the CPL != 0; kernel mode operation of XRSTOR is unaffected by changes to DS. See instruction listing for XSAVE in Volume 4 for details.

Operating system and hypervisor code that runs when  $CPL \neq 3$  should use XSAVE and XRSTOR to control LWP rather than using LLWPCB. Use WRMSR to write 0 to the LWP\_CBADDR MSR to immediately stop LWP without saving its current state.

It is possible to execute LLWPCB when the CPL != 3 or when SMM is active, but the system software must ensure that the LWPCB and the entire ring buffer are properly mapped into writable memory in order to avoid a #PF or #GP fault. Furthermore, if LWP is enabled when a kernel executes LLWPCB, both the old and new control blocks and ring buffers must be accessible. Using LLWPCB in these situations is not recommended.

LLWPCB is an LWP instruction. Support for LWP instructions is indicated by CPUID Fn8000\_0001\_ECX[LWP] = 1.

For more information on using the CPUID instruction, see the instruction reference page for the CPUID instruction on page 153. For a description of all feature flags related to instruction subset support, see Appendix D, "Instruction Subsets and CPUID Feature Flags," on page 519.

### Instruction Encoding

Mnemonic	Encoding					
	XOP	RXB.map_select	W.vvvv.L.pp	Opcode		
LLWPCB reg32	8F	RXB.09	0.1111.0.00	12 /0		
LLWPCB reg64	8F	RXB.09	1.1111.0.00	12 /0		

ModRM.reg augments the opcode and is assigned the value 0. ModRM.r/m (augmented by XOP.R) specifies the register containing the effective address of the LWPCB. ModRM.mod is 11b.

#### **Related Instructions**

SLWPCB, LWPVAL, LWPINS

#### rFLAGS Affected

None

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode,	Х	х	х	LWP instructions are not supported, as indicated by CPUID Fn8000_0001_ECX[LWP] = 0.
#UD	Х	Х		The system is not in protected mode.
			Х	LWP is not available, or mod != 11b, or vvvv != 1111b.
General protection, #GP			х	Any part of the LWPCB or the event ring buffer is beyond the DS segment limit.
#GP			Х	Any restrictions on the contents of the LWPCB are violated
			Х	A page fault resulted from reading or writing the LWPCB.
Page fault, #PF			х	LWP was already enabled and a page fault resulted from reading or writing the old LWPCB.
			х	LWP was already enabled and a page fault resulted from flushing an event to the old ring buffer.

# Load String

# LODS LODSB LODSW LODSD LODSQ

Copies the byte, word, doubleword, or quadword in the memory location pointed to by the DS:rSI registers to the AL, AX, EAX, or RAX register, depending on the size of the operand, and then increments or decrements the rSI register according to the state of the DF flag in the rFLAGS register.

If the DF flag is 0, the instruction increments rSI; otherwise, it decrements rSI. It increments or decrements rSI by 1, 2, 4, or 8, depending on the number of bytes being loaded.

The forms of the LODS instruction with an explicit operand address the operand at *seg*:[rSI]. The value of *seg* defaults to the DS segment, but may be overridden by a segment prefix. The explicit operand serves only to specify the type (size) of the value being copied and the specific registers used.

The no-operands forms of the instruction always use the DS:[rSI] registers to point to the value to be copied (they do not allow a segment prefix). The mnemonic determines the size of the operand and the specific registers used.

The LODS*x* instructions support the REP prefixes. For details about the REP prefixes, see "Repeat Prefixes" on page 12. More often, software uses the LODS*x* instruction inside a loop controlled by a LOOP*cc* instruction as a more efficient replacement for instructions like:

```
mov eax, dword ptr ds:[esi]
add esi, 4
```

The LODSQ instruction can only be used in 64-bit mode.

Mnemonic	Opcode	Description
LODS mem8	AC	Load byte at DS:rSI into AL and then increment or decrement rSI.
LODS mem16	AD	Load word at DS:rSI into AX and then increment or decrement rSI.
LODS mem32	AD	Load doubleword at DS:rSI into EAX and then increment or decrement rSI.
LODS mem64	AD	Load quadword at DS:rSI into RAX and then increment or decrement rSI.
LODSB	AC	Load byte at DS:rSI into AL and then increment or decrement rSI.
LODSW	AD	Load the word at DS:rSI into AX and then increment or decrement rSI.

Mnemonic	Opcode	Description
LODSD	AD	Load doubleword at DS:rSI into EAX and then increment or decrement rSI.
LODSQ	AD	Load quadword at DS:rSI into RAX and then increment or decrement rSI.

### **Related Instructions**

MOVS*x*, STOS*x* 

### rFLAGS Affected

None

Exception	Real		Protecte d	Cause of Exception
Stack, #SS	х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	х	Х	Х	A memory address exceeded a data segment limit or was non- canonical.
#6P			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

# Loop

# LOOP LOOPE LOOPNE LOOPNZ LOOPZ

Decrements the count register (rCX) by 1, then, if rCX is not 0 and the ZF flag meets the condition specified by the mnemonic, it jumps to the target instruction specified by the signed 8-bit relative offset. Otherwise, it continues with the next instruction after the LOOPcc instruction.

The size of the count register used (CX, ECX, or RCX) depends on the address-size attribute of the LOOP*cc* instruction.

The LOOP instruction ignores the state of the ZF flag.

The LOOPE and LOOPZ instructions jump if rCX is not 0 and the ZF flag is set to 1. In other words, the instruction exits the loop (falls through to the next instruction) if rCX becomes 0 or ZF = 0.

The LOOPNE and LOOPNZ instructions jump if rCX is not 0 and ZF flag is cleared to 0. In other words, the instruction exits the loop if rCX becomes 0 or ZF = 1.

The LOOP*cc* instruction does not change the state of the ZF flag. Typically, the loop contains a compare instruction to set or clear the ZF flag.

If the jump is taken, the signed displacement is added to the rIP (of the following instruction) and the result is truncated to 16, 32, or 64 bits, depending on operand size.

In 64-bit mode, the operand size defaults to 64 bits without the need for a REX prefix, and the processor sign-extends the 8-bit offset before adding it to the RIP.

Mnemonic	Opcode	Description
LOOP rel8off	E2 cb	Decrement rCX, then jump short if rCX is not 0.
LOOPE rel8off	E1 <i>cb</i>	Decrement rCX, then jump short if rCX is not 0 and ZF is 1.
LOOPNE rel8off	E0 <i>cb</i>	Decrement rCX, then Jump short if rCX is not 0 and ZF is 0.
LOOPNZ rel8off	E0 <i>cb</i>	Decrement rCX, then Jump short if rCX is not 0 and ZF is 0.
LOOPZ rel8off	E1 <i>cb</i>	Decrement rCX, then Jump short if rCX is not 0 and ZF is 1.

### **Related Instructions**

None

# rFLAGS Affected

None

Exception		Virtual 8086	Protecte d	Cause of Exception
General protection, #GP	Х	Х	Х	The target offset exceeded the code segment limit or was non-canonical.

# LWPINS Lightweight Profiling Insert Record

Inserts programmed event record into the LWP event ring buffer in memory and advances the ring buffer pointer.

Refer to the description of the programmed event record in Volume 2, Chapter 13. The record has an EventId of 255. The value in the register specified by vvvv (first operand) is stored in the Data2 field at bytes 23–16 (zero extended if the operand size is 32). The value in a register or memory location (second operand) is stored in the Data1 field at bytes 7–4. The immediate value (third operand) is truncated to 16 bits and stored in the Flags field at bytes 3–2.

If the ring buffer is not full, or if LWP is running in Continuous Mode, the head pointer is advanced and the CF flag is cleared. If the ring buffer threshold is exceeded and threshold interrupts are enabled, an interrupt is signaled. If LWP is in Continuous Mode and the new head pointer equals the tail pointer, the MissedEvents counter is incremented to indicate that the buffer wrapped.

If the ring buffer is full and LWP is running in Synchronized Mode, the event record overwrites the last record in the buffer, the MissedEvents counter in the LWPCB is incremented, the head pointer is not advanced, and the CF flag is set.

LWPINS generates an invalid opcode exception (#UD) if the machine is not in protected mode or if LWP is not available.

LWPINS simply clears CF if LWP is not enabled. This allows LWPINS instructions to be harmlessly ignored if profiling is turned off.

It is possible to execute LWPINS when the CPL  $\neq$  3 or when SMM is active, but the system software must ensure that the memory operand (if present), the LWPCB, and the entire ring buffer are properly mapped into writable memory in order to avoid a #PF or #GP fault. Using LWPINS in these situations is not recommended.

LWPINS can be used by a program to mark significant events in the ring buffer as they occur. For instance, a program might capture information on changes in the process' address space such as library loads and unloads, or changes in the execution environment such as a change in the state of a user-mode thread of control.

Note that when the LWPINS instruction finishes writing a event record in the event ring buffer, it counts as an instruction retired. If the Instructions Retired event is active, this might cause that counter to become negative and immediately store another event record with the same instruction address (but different EventId values).

LWPINS is an LWP instruction. Support for LWP instructions is indicated by CPUID Fn8000\_0001\_ECX[LWP] = 1.

For more information on using the CPUID instruction, see the instruction reference page for the CPUID instruction on page 153. For a description of all feature flags related to instruction subset support, see Appendix D, "Instruction Subsets and CPUID Feature Flags," on page 519.

### Instruction Encoding

Mnemonic	Encoding			
	XOP	RXB.map_select	W.vvvv.L.pp	Opcode
LWPINS reg32.vvvv, reg/mem32, imm32	8F	RXB.0A	0.src1.0.00	12 /0 /imm32
LWPINS reg64.vvvv, reg/mem32, imm32	8F	RXB.0A	1.src1.0.00	12 /0 /imm32

ModRM.reg augments the opcode and is assigned the value 0. The {mod, r/m} field of the ModRM byte (augmented by XOP.R) encodes the second operand. A 4-byte immediate field follows ModRM.

#### **Related Instructions**

LLWPCB, SLWPCB, LWPVAL

#### **rFLAGS** Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
																М
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0
Note: Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.																

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode,	Х	Х	х	LWP instructions are not supported, as indicated by CPUID Fn8000_0001_ECX[LWP] = 0.
#UD	Х	Х		The system is not in protected mode.
			Х	LWP is not available.
			Х	A page fault resulted from reading or writing the LWPCB.
Page fault, #PF			Х	A page fault resulted from writing the event to the ring buffer.
			х	A page fault resulted from reading a modrm operand from memory.
General protection, #GP			х	A modrm operand in memory exceeded the segment limit.

# LWPVAL

# Lightweight Profiling Insert Value

Decrements the event counter associated with the programmed value sample event (see "Programmed Value Sample" in Volume 2, Chapter 13). If the resulting counter value is negative, inserts an event record into the LWP event ring buffer in memory and advances the ring buffer pointer.

Refer to the description of the programmed value sample record in Volume 2, Chapter 13. The event record has an EventId of 1. The value in the register specified by vvvv (first operand) is stored in the Data2 field at bytes 23–16 (zero extended if the operand size is 32). The value in a register or memory location (second operand) is stored in the Data1 field at bytes 7–4. The immediate value (third operand) is truncated to 16 bits and stored in the Flags field at bytes 3–2.

If the programmed value sample record is not written to the event ring buffer, the memory location of the second operand (assuming it is memory-based) is not accessed.

If the ring buffer is not full or if LWP is running in continuous mode, the head pointer is advanced and the event counter is reset to the interval for the event (subject to randomization). If the ring buffer threshold is exceeded and threshold interrupts are enabled, an interrupt is signaled. If LWP is in Continuous Mode and the new head pointer equals the tail pointer, the MissedEvents counter is incremented to indicate that the buffer wrapped.

If the ring buffer is full and LWP is running in Synchronized Mode, the event record overwrites the last record in the buffer, the MissedEvents counter in the LWPCB is incremented, and the head pointer is not advanced.

LWPVAL generates an invalid opcode exception (#UD) if the machine is not in protected mode or if LWP is not available.

LWPVAL does nothing if LWP is not enabled or if the Programmed Value Sample event is not enabled in LWPCB.Flags. This allows LWPVAL instructions to be harmlessly ignored if profiling is turned off.

It is possible to execute LWPVAL when the CPL != 3 or when SMM is active, but the system software must ensure that the memory operand (if present), the LWPCB, and the entire ring buffer are properly mapped into writable memory in order to avoid a #PF or #GP fault. Using LWPVAL in these situations is not recommended.

LWPVAL can be used by a program to perform value profiling. This is the technique of sampling the value of some program variable at a predetermined frequency. For example, a managed runtime might use LWPVAL to sample the value of the divisor for a frequently executed divide instruction in order to determine whether to generate specialized code for a common division. It might sample the target location of an indirect branch or call to see if one destination is more frequent than others. Since LWPVAL does not modify any registers or condition codes, it can be inserted harmlessly between any instructions.

#### Note

When LWPVAL completes (whether or not it stored an event record in the event ring buffer), it counts as an instruction retired. If the Instructions Retired event is active, this might cause that counter to become negative and immediately store an event record. If LWPVAL also stored an event record, the buffer will contain two records with the same instruction address (but different EventId values).

LWPVAL is an LWP instruction. Support for LWP instructions is indicated by CPUID Fn8000\_0001\_ECX[LWP] = 1.

For more information on using the CPUID instruction, see the instruction reference page for the CPUID instruction on page 153. For a description of all feature flags related to instruction subset support, see Appendix D, "Instruction Subsets and CPUID Feature Flags," on page 519.

#### **Instruction Encoding**

Mnemonic	Encoding			
	XOP	RXB.map_select	W.vvvv.L.pp	Opcode
LWPVAL reg32.vvvv, reg/mem32, imm32	8F	RXB.0A	0.src1.0.00	12 /1 /imm32
LWPVAL reg64.vvvv, reg/mem32, imm32	8F	RXB.0A	1. <u>src1</u> .0.00	12 /1 /imm32

ModRM.reg augments the opcode and is assigned the value 001b. The {mod, r/m} field of the ModRM byte (augmented by XOP.R) encodes the second operand. A four-byte immediate field follows ModRM.

#### **Related Instructions**

LLWPCB, SLWPCB, LWPINS

#### rFLAGS Affected

None

24594—Rev. 3.21—October 2013

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode,	х	Х	Х	LWP instructions are not supported, as indicated by CPUID Fn8000_0001_ECX[LWP] = 0.
#UD	Х	Х		The system is not in protected mode.
			Х	LWP is not available.
			Х	A page fault resulted from reading or writing the LWPCB.
Page fault, #PF			Х	A page fault resulted from writing the event to the ring buffer.
			х	A page fault resulted from reading a modrm operand from memory.
General protection, #GP			Х	A modrm operand in memory exceeded the segment limit.

# LZCNT

# **Count Leading Zeros**

Counts the number of leading zero bits in the 16-, 32-, or 64-bit general purpose register or memory source operand. Counting starts downward from the most significant bit and stops when the highest bit having a value of 1 is encountered or when the least significant bit is encountered. The count is written to the destination register.

This instruction has two operands:

LZCNT dest, src

If the input operand is zero, CF is set to 1 and the size (in bits) of the input operand is written to the destination register. Otherwise, CF is cleared.

If the most significant bit is a one, the ZF flag is set to 1, zero is written to the destination register. Otherwise, ZF is cleared.

LZCNT is an Advanced Bit Manipulation (ABM) instruction. Support for the LZCNT instruction is indicated by CPUID Fn8000\_0001\_ECX[ABM] = 1. If the LZCNT instruction is not available, the encoding is interpreted as the BSR instruction. Software MUST check the CPUID bit once per program or library initialization before using the LZCNT instruction, or inconsistent behavior may result.

For more information on using the CPUID instruction, see the instruction reference page for the CPUID instruction on page 153. For a description of all feature flags related to instruction subset support, see Appendix D, "Instruction Subsets and CPUID Feature Flags," on page 519.

Mnemonic		Opcode	Description				
LZCNT	reg16, reg/mem16	F3 0F BD /r	Count the number of leading zeros in reg/mem16.				
LZCNT	reg32, reg/mem32	F3 0F BD /r	Count the number of leading zeros in reg/mem32.				
LZCNT	reg64, reg/mem64	F3 0F BD /r	Count the number of leading zeros in reg/mem64.				

### **Related Instructions**

ANDN, BEXTR, BLCI, BLCIC, BLCMSK, BLCS, BLSFILL, BLSI, BLSIC, BLSR, BLSMSK, BSF, BSR, POPCNT, T1MSKC, TZCNT, TZMSK

### rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
								U				U	М	U	U	М
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0
Note: Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.																

		Мос	de	Cause of Exception		
Exception	Real	Virtual 8086	Protected			
Stack, #SS	х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.		
General protection,	х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.		
#GP			Х	A null data segment was used to reference memory.		
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.		
Alignment check, #AC		Х	х	An unaligned memory reference was performed while alignment checking was enabled.		

# MFENCE

# **Memory Fence**

Acts as a barrier to force strong memory ordering (serialization) between load and store instructions preceding the MFENCE, and load and store instructions that follow the MFENCE. The processor may perform loads out of program order with respect to non-conflicting stores for certain memory types. The MFENCE instruction guarantees that the system completes all previous memory accesses before executing subsequent accesses.

The MFENCE instruction is weakly-ordered with respect to data and instruction prefetches. Speculative loads initiated by the processor, or specified explicitly using cache-prefetch instructions, can be reordered around an MFENCE.

In addition to load and store instructions, the MFENCE instruction is strongly ordered with respect to other MFENCE instructions, LFENCE instructions, SFENCE instructions, serializing instructions, and CLFLUSH instructions. Further details on the use of MFENCE to order accesses among differing memory types may be found in *AMD64 Architecture Programmer's Manual Volume 2: System Programming*, section 7.4 "Memory Types" on page 172.

The MFENCE instruction is a serializing instruction.

MFENCE is an SSE2 instruction. Support for SSE2 instructions is indicated by CPUID Fn0000\_0001\_EDX[SSE2] = 1.

For more information on using the CPUID instruction, see the instruction reference page for the CPUID instruction on page 153. For a description of all feature flags related to instruction subset support, see Appendix D, "Instruction Subsets and CPUID Feature Flags," on page 519.

### Instruction Encoding

Mnemonic	Opcode	Description			
MFENCE	0F AE F0	Force strong ordering of (serialized) load and store operations.			

### **Related Instructions**

LFENCE, SFENCE

### **rFLAGS** Affected

None

Exception	Real		Protecte d	Cause of Exception
Invalid opcode, #UD	х	Х	Х	SSE2 instructions are not supported, as indicated by CPUID Fn0000_0001_EDX[SSE2] = 0.

# MOV

# Move

Copies an immediate value or the value in a general-purpose register, segment register, or memory location (second operand) to a general-purpose register, segment register, or memory location. The source and destination must be the same size (byte, word, doubleword, or quadword) and cannot both be memory locations.

In opcodes A0 through A3, the memory offsets (called *moffsets*) are address sized. In 64-bit mode, memory offsets default to 64 bits. Opcodes A0–A3, in 64-bit mode, are the only cases that support a 64-bit offset value. (In all other cases, offsets and displacements are a maximum of 32 bits.) The B8 through BF (B8 +rq) opcodes, in 64-bit mode, are the only cases that support a 64-bit immediate value (in all other cases, immediate values are a maximum of 32 bits).

When reading segment-registers with a 32-bit operand size, the processor zero-extends the 16-bit selector results to 32 bits. When reading segment-registers with a 64-bit operand size, the processor zero-extends the 16-bit selector to 64 bits. If the destination operand specifies a segment register (DS, ES, FS, GS, or SS), the source operand must be a valid segment selector.

It is possible to move a null segment selector value (0000–0003h) into the DS, ES, FS, or GS register. This action does not cause a general protection fault, but a subsequent reference to such a segment *does* cause a #GP exception. For more information about segment selectors, see "Segment Selectors and Registers" in Volume 2.

When the MOV instruction is used to load the SS register, the processor blocks external interrupts until after the execution of the following instruction. This action allows the following instruction to be a MOV instruction to load a stack pointer into the ESP register (MOV ESP, val) before an interrupt occurs. However, the LSS instruction provides a more efficient method of loading SS and ESP.

Attempting to use the MOV instruction to load the CS register generates an invalid opcode exception (#UD). Use the far JMP, CALL, or RET instructions to load the CS register.

To initialize a register to 0, rather than using a MOV instruction, it may be more efficient to use the XOR instruction with identical destination and source operands.

Mnemonic	Opcode	Description
MOV reg/mem8, reg8	88 /r	Move the contents of an 8-bit register to an 8-bit destination register or memory operand.
MOV reg/mem16, reg16	89 /r	Move the contents of a 16-bit register to a 16-bit destination register or memory operand.
MOV reg/mem32, reg32	89 /r	Move the contents of a 32-bit register to a 32-bit destination register or memory operand.
MOV reg/mem64, reg64	89 /r	Move the contents of a 64-bit register to a 64-bit destination register or memory operand.
MOV reg8, reg/mem8	8A /r	Move the contents of an 8-bit register or memory operand to an 8-bit destination register.

Mnemonic	Opcode	Description
MOV reg16, reg/mem16	8B /r	Move the contents of a 16-bit register or memory operand to a 16-bit destination register.
MOV reg32, reg/mem32	8B /r	Move the contents of a 32-bit register or memory operand to a 32-bit destination register.
MOV reg64, reg/mem64	8B /r	Move the contents of a 64-bit register or memory operand to a 64-bit destination register.
MOV reg16/32/64/mem16, segReg	8C /r	Move the contents of a segment register to a 16-bit, 32- bit, or 64-bit destination register or to a 16-bit memory operand.
MOV segReg, reg/mem16	8E /r	Move the contents of a 16-bit register or memory operand to a segment register.
MOV AL, moffset8	A0	Move 8-bit data at a specified memory offset to the AL register.
MOV AX, moffset16	A1	Move 16-bit data at a specified memory offset to the AX register.
MOV EAX, moffset32	A1	Move 32-bit data at a specified memory offset to the EAX register.
MOV RAX, moffset64	A1	Move 64-bit data at a specified memory offset to the RAX register.
MOV moffset8, AL	A2	Move the contents of the AL register to an 8-bit memory offset.
MOV moffset16, AX	A3	Move the contents of the AX register to a 16-bit memory offset.
MOV <i>moffset32</i> , EAX	A3	Move the contents of the EAX register to a 32-bit memory offset.
MOV moffset64, RAX	A3	Move the contents of the RAX register to a 64-bit memory offset.
MOV reg8, imm8	B0 + <i>rb ib</i>	Move an 8-bit immediate value into an 8-bit register.
MOV reg16, imm16	B8 + <i>rw iw</i>	Move a 16-bit immediate value into a 16-bit register.
MOV reg32, imm32	B8 +rd id	Move an 32-bit immediate value into a 32-bit register.
MOV reg64, imm64	B8 +rq iq	Move an 64-bit immediate value into a 64-bit register.
MOV reg/mem8, imm8	C6 /0 <i>ib</i>	Move an 8-bit immediate value to an 8-bit register or memory operand.
MOV reg/mem16, imm16	C7 /0 iw	Move a 16-bit immediate value to a 16-bit register or memory operand.
MOV reg/mem32, imm32	C7 /0 id	Move a 32-bit immediate value to a 32-bit register or memory operand.
MOV reg/mem64, imm32	C7 /0 id	Move a 32-bit signed immediate value to a 64-bit register or memory operand.

## **Related Instructions**

MOV CRn, MOV DRn, MOVD, MOVSX, MOVZX, MOVSXD, MOVSx

#### rFLAGS Affected

None

Exception	Real		Protecte d	Cause of Exception
Invalid opcode, #UD	х	Х	Х	An attempt was made to load the CS register.
Segment not present, #NP (selector)			х	The DS, ES, FS, or GS register was loaded with a non-null segment selector and the segment was marked not present.
Stack, #SS	х	Х	х	A memory address exceeded the stack segment limit or was non-canonical.
Stack, #SS (selector)			х	The SS register was loaded with a non-null segment selector, and the segment was marked not present.
General protection,	х	Х	х	A memory address exceeded a data segment limit or was non- canonical.
#GP			Х	The destination operand was in a non-writable segment.
			Х	A null data segment was used to reference memory.
			х	A segment register was loaded, but the segment descriptor exceeded the descriptor table limit.
			х	A segment register was loaded and the segment selector's TI bit was set, but the LDT selector was a null selector.
			х	The SS register was loaded with a null segment selector in non-64-bit mode or while CPL = 3.
General protection, #GP (selector)			х	The SS register was loaded and the segment selector RPL and the segment descriptor DPL were not equal to the CPL.
			х	The SS register was loaded and the segment pointed to was not a writable data segment.
			х	The DS, ES, FS, or GS register was loaded and the segment pointed to was a data or non-conforming code segment, but the RPL or CPL was greater than the DPL.
			х	The DS, ES, FS, or GS register was loaded and the segment pointed to was not a data segment or readable code segment.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		х	х	An unaligned memory reference was performed while alignment checking was enabled.

# MOVBE

# Move Big Endian

Loads or stores a general purpose register while swapping the byte order. Operates on 16-bit, 32-bit, or 64-bit values. Converts big-endian formatted memory data to little-endian format when loading a register and reverses the conversion when storing a GPR to memory.

The load form reads a 16-, 32-, or 64-bit value from memory, swaps the byte order, and places the reordered value in a general-purpose register. When the operand size is 16 bits, the upper word of the destination register remains unchanged. In 64-bit mode, when the operand size is 32 bits, the upper doubleword of the destination register is cleared.

The store form takes a 16-, 32-, or 64-bit value from a general-purpose register, swaps the byte order, and stores the reordered value in the specified memory location. The contents of the source GPR remains unchanged.

In the 16-bit swap, the upper and lower bytes are exchanged. In the doubleword swap operation, bits 7:0 are exchanged with bits 31:24 and bits 15:8 are exchanged with bits 23:16. In the quadword swap operation, bits 7:0 are exchanged with bits 63:56, bits 15:8 with bits 55:48, bits 23:16 with bits 47:40, and bits 31:24 with bits 39:32.

Support for the MOVBE instruction is indicated by CPUID Fn0000\_0001\_ECX[MOVBE] = 1.

For more information on using the CPUID instruction, see the instruction reference page for the CPUID instruction on page 153. For a description of all feature flags related to instruction subset support, see Appendix D, "Instruction Subsets and CPUID Feature Flags," on page 519.

### Instruction Encoding

Mnemonic	Opcode	Description
MOVBE reg16, mem16	0F 38 F0 /r	Load the low word of a general-purpose register from a 16-bit memory location while swapping the bytes.
MOVBE reg32, mem32	0F 38 F0 /r	Load the low doubleword of a general-purpose register from a 32-bit memory location while swapping the bytes.
MOVBE reg64, mem64	0F 38 F0 /r	Load a 64-bit register from a 64-bit memory location while swapping the bytes.
MOVBE mem16, reg16	0F 38 F1 /r	Store the low word of a general-purpose register to a 16-bit memory location while swapping the bytes.
MOVBE mem32, reg32	0F 38 F1 /r	Store the low doubleword of a general-purpose register to a 32-bit memory location while swapping the bytes.
MOVBE mem64, reg64	0F 38 F1 /r	Store the contents of a 64-bit general-purpose register to a 64-bit memory location while swapping the bytes.
Related Instruction		

BSWAP

## rFLAGS Affected

None

Exception	Real		Protect ed	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	Instruction not supported as indicated by CPUID Fn0000_0001_ECX[MOVBE] = 0.
Stack, #SS	х	Х	Х	A memory address exceeded the stack segment limit or was non- canonical.
General protection,	х	Х	Х	A memory address exceeded a data segment limit or was non- canonical.
#GP			Х	The destination operand was in a non-writable segment.
			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		х	Х	An unaligned memory reference was performed while alignment checking was enabled.

# MOVD

Move Doubleword or Quadword

Moves a 32-bit or 64-bit value in one of the following ways:

- from a 32-bit or 64-bit general-purpose register or memory location to the low-order 32 or 64 bits of an XMM register, with zero-extension to 128 bits
- from the low-order 32 or 64 bits of an XMM to a 32-bit or 64-bit general-purpose register or memory location
- from a 32-bit or 64-bit general-purpose register or memory location to the low-order 32 bits (with zero-extension to 64 bits) or the full 64 bits of an MMX register
- from the low-order 32 or the full 64 bits of an MMX register to a 32-bit or 64-bit general-purpose register or memory location

Figure 3-1 on page 223 illustrates the operation of the MOVD instruction.

The MOVD instruction form that moves data to or from MMX registers is part of the MMX instruction subset. Support for MMX instructions is indicated by CPUID Fn0000\_0001\_EDX[MMX] or Fn0000\_0001\_EDX[MMX] = 1.

The MOVD instruction form that moves data to or from XMM registers is part of the SSE2 instruction subset. Support for SSE2 instructions is indicated by CPUID Fn0000\_0001\_EDX[SSE2] = 1.

For more information on using the CPUID instruction, see the instruction reference page for the CPUID instruction on page 153. For a description of all feature flags related to instruction subset support, see Appendix D, "Instruction Subsets and CPUID Feature Flags," on page 519.

222

#### 24594—Rev. 3.21—October 2013




Figure 3-1. MOVD Instruction Operation

# Instruction Encoding

Mnemonic	Opcode	Description
MOVD xmm, reg/mem32	66 0F 6E /r	Move 32-bit value from a general-purpose register or 32-bit memory location to an XMM register.
MOVD xmm, reg/mem64	66 0F 6E /r	Move 64-bit value from a general-purpose register or 64-bit memory location to an XMM register.
MOVD reg/mem32, xmm	66 0F 7E /r	Move 32-bit value from an XMM register to a 32-bit general-purpose register or memory location.
MOVD reg/mem64, xmm	66 0F 7E /r	Move 64-bit value from an XMM register to a 64-bit general-purpose register or memory location.
MOVD mmx, reg/mem32	0F 6E /r	Move 32-bit value from a general-purpose register or 32-bit memory location to an MMX register.
MOVD mmx, reg/mem64	0F 6E /r	Move 64-bit value from a general-purpose register or 64-bit memory location to an MMX register.
MOVD reg/mem32, mmx	0F 7E /r	Move 32-bit value from an MMX register to a 32-bit general-purpose register or memory location.
MOVD reg/mem64, mmx	0F 7E /r	Move 64-bit value from an MMX register to a 64-bit general-purpose register or memory location.

## **Related Instructions**

MOVDQA, MOVDQU, MOVDQ2Q, MOVQ, MOVQ2DQ

## rFLAGS Affected

None

## **MXCSR Flags Affected**

None

Exception	Real	Virtual 8086	Protected	Description
	х	х	х	MMX instructions are not supported, as indicated by CPUID Fn0000_0001_EDX[MMX] or Fn0000_0001_EDX[MMX] = 0.
Invalid opcode, #UD	Х	Х	Х	SSE2 instructions are not supported, as indicated by CPUID Fn0000_0001_EDX[SSE2] = 0.
	Х	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The instruction used XMM registers while CR4.OSFXSR = 0.
Device not available, #NM	х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.


Exception	Real	Virtual 8086	Protected	Description
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
x87 floating-point exception pending, #MF	х	х	х	An x87 floating-point exception was pending and the instruction referenced an MMX register.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

# MOVMSKPD

# Extract Packed Double-Precision Floating-Point Sign Mask

Moves the sign bits of two packed double-precision floating-point values in an XMM register (second operand) to the two low-order bits of a general-purpose register (first operand) with zero-extension.

The function of the MOVMSKPD instruction is illustrated by the diagram below:



The MOVMSKPD instruction is an SSE2 instruction. Support for SSE2 instructions is indicated by CPUID Fn0000\_0001\_EDX[SSE2] = 1.

For more information on using the CPUID instruction, see the instruction reference page for the CPUID instruction on page 153. For a description of all feature flags related to instruction subset support, see Appendix D, "Instruction Subsets and CPUID Feature Flags," on page 519.

#### **Instruction Encoding**

Mnemonic	Opcode	Description
MOVMSKPD reg32, xmm	66 0F 50 /r	Move sign bits 127 and 63 in an XMM register to a 32-bit general-purpose register.
Related Instructions		
MOVMSKPS, PMOVMSKB		
rFLAGS Affected		
None		
MXCSR Flags Affected		
None		

Exception (vector)	Real	Virtual 8086	Protected	Cause of Exception
	Х	Х	Х	SSE2 instructions are not supported, as indicated by CPUID Fn0000_0001_EDX[SSE2] = 0.
Invalid opcode, #UD	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
	Х	Х	Х	The emulate bit (EM) of CR0 was set to 1.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.

# MOVMSKPS


# Extract Packed Single-Precision Floating-Point Sign Mask

Moves the sign bits of four packed single-precision floating-point values in an XMM register (second operand) to the four low-order bits of a general-purpose register (first operand) with zero-extension.

The MOVMSKPD instruction is an SSE2 instruction. Support for SSE2 instructions is indicated by CPUID Fn0000\_0001\_EDX[SSE2] = 1.

For more information on using the CPUID instruction, see the instruction reference page for the CPUID instruction on page 153. For a description of all feature flags related to instruction subset support, see Appendix D, "Instruction Subsets and CPUID Feature Flags," on page 519.

Mnemonic	Opcode	Description
MOVMSKPS reg32, xmm	0F 50 /r	Move sign bits 127, 95, 63, 31 in an XMM register to a 32-bit general-purpose register.



#### **Related Instructions**

MOVMSKPD, PMOVMSKB

### **rFLAGS** Affected

None

### **MXCSR Flags Affected**

None

24594—Rev. 3.21—October 2013

Exception	Real	Virtual 8086	Protected	Cause of Exception
	Х	Х	Х	SSE2 instructions are not supported, as indicated by CPUID Fn0000_0001_EDX[SSE2] = 0.
Invalid opcode, #UD	Х	х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
	Х	Х	Х	The emulate bit (EM) of CR0 was set to 1.
Device not available, #NM	х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.

# MOVNTI Move Non-Temporal Doubleword or Quadword

Stores a value in a 32-bit or 64-bit general-purpose register (second operand) in a memory location (first operand). This instruction indicates to the processor that the data is non-temporal and is unlikely to be used again soon. The processor treats the store as a write-combining (WC) memory write, which minimizes cache pollution. The exact method by which cache pollution is minimized depends on the hardware implementation of the instruction. For further information, see "Memory Optimization" in Volume 1.

The MOVNTI instruction is weakly-ordered with respect to other instructions that operate on memory. Software should use an SFENCE instruction to force strong memory ordering of MOVNTI with respect to other stores.

The MOVNTI instruction is an SSE2 instruction. Support for SSE2 instructions is indicated by CPUID Fn0000\_0001\_EDX[SSE2] = 1.

For more information on using the CPUID instruction, see the instruction reference page for the CPUID instruction on page 153. For a description of all feature flags related to instruction subset support, see Appendix D, "Instruction Subsets and CPUID Feature Flags," on page 519.

Mnemonic	Opcode	Description
MOVNTI mem32, reg32	0F C3 /r	Stores a 32-bit general-purpose register value into a 32- bit memory location, minimizing cache pollution.
MOVNTI mem64, reg64	0F C3 /r	Stores a 64-bit general-purpose register value into a 64- bit memory location, minimizing cache pollution.

### **Related Instructions**

MOVNTDQ, MOVNTPD, MOVNTPS, MOVNTQ

### rFLAGS Affected

None

Exception (vector)	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	SSE2 instructions are not supported, as indicated by CPUID Fn0000_0001_EDX[SSE2] = 0.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.

Exception (vector)	Real	Virtual 8086	Protected	Cause of Exception
	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
General protection, #GP			Х	A null data segment was used to reference memory.
			Х	The destination operand was in a non-writable segment.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		х	Х	An unaligned memory reference was performed while alignment checking was enabled.

# **Move String**

# MOVS MOVSB MOVSW MOVSD MOVSQ

Moves a byte, word, doubleword, or quadword from the memory location pointed to by DS:rSI to the memory location pointed to by ES:rDI, and then increments or decrements the rSI and rDI registers according to the state of the DF flag in the rFLAGS register.

If the DF flag is 0, the instruction increments both pointers; otherwise, it decrements them. It increments or decrements the pointers by 1, 2, 4, or 8, depending on the size of the operands.

The forms of the MOVS*x* instruction with explicit operands address the first operand at *seg*:[rSI]. The value of *seg* defaults to the DS segment, but can be overridden by a segment prefix. These instructions always address the second operand at ES:[rDI] (ES may not be overridden). The explicit operands serve only to specify the type (size) of the value being moved.

The no-operands forms of the instruction use the DS:[rSI] and ES:[rDI] registers to point to the value to be moved (they do not allow a segment prefix). The mnemonic determines the size of the operands.

Do not confuse this MOVSD instruction with the same-mnemonic MOVSD (move scalar doubleprecision floating-point) instruction in the 128-bit media instruction set. Assemblers can distinguish the instructions by the number and type of operands.

The MOVS*x* instructions support the REP prefixes. For details about the REP prefixes, see "Repeat Prefixes" on page 12.

Mnemonic	Opcode	Description
MOVS mem8, mem8	A4	Move byte at DS:rSI to ES:rDI, and then increment or decrement rSI and rDI.
MOVS mem16, mem16	A5	Move word at DS:rSI to ES:rDI, and then increment or decrement rSI and rDI.
MOVS mem32, mem32	A5	Move doubleword at DS:rSI to ES:rDI, and then increment or decrement rSI and rDI.
MOVS mem64, mem64	A5	Move quadword at DS:rSI to ES:rDI, and then increment or decrement rSI and rDI.
MOVSB	A4	Move byte at DS:rSI to ES:rDI, and then increment or decrement rSI and rDI.
MOVSW	A5	Move word at DS:rSI to ES:rDI, and then increment or decrement rSI and rDI.

Mnemonic	Opcode	Description
MOVSD	A5	Move doubleword at DS:rSI to ES:rDI, and then increment or decrement rSI and rDI.
MOVSQ	A5	Move quadword at DS:rSI to ES:rDI, and then increment or decrement rSI and rDI.

## **Related Instructions**

MOV, LODSx, STOSx

## rFLAGS Affected

None

Exception	Real		Protecte d	Cause of Exception
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection,	х	Х	Х	A memory address exceeded a data segment limit or was non- canonical.
#GP			Х	The destination operand was in a non-writable segment.
			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

# MOVSX

# Move with Sign-Extension

Copies the value in a register or memory location (second operand) into a register (first operand), extending the most significant bit of an 8-bit or 16-bit value into all higher bits in a 16-bit, 32-bit, or 64-bit register.

Mnemonic	Opcode	Description
MOVSX reg16, reg/mem8	0F BE /r	Move the contents of an 8-bit register or memory location to a 16-bit register with sign extension.
MOVSX reg32, reg/mem8	0F BE /r	Move the contents of an 8-bit register or memory location to a 32-bit register with sign extension.
MOVSX reg64, reg/mem8	0F BE /r	Move the contents of an 8-bit register or memory location to a 64-bit register with sign extension.
MOVSX reg32, reg/mem16	0F BF /r	Move the contents of an 16-bit register or memory location to a 32-bit register with sign extension.
MOVSX reg64, reg/mem16	0F BF /r	Move the contents of an 16-bit register or memory location to a 64-bit register with sign extension.

## **Related Instructions**

MOVSXD, MOVZX

### **rFLAGS** Affected

None

Exception	Real		Protecte d	Cause of Exception
Stack, #SS	х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	х	Х	Х	A memory address exceeded a data segment limit or was non- canonical.
#66			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

# MOVSXD Move with Sign-Extend Doubleword

Copies the 32-bit value in a register or memory location (second operand) into a 64-bit register (first operand), extending the most significant bit of the 32-bit value into all higher bits of the 64-bit register.

This instruction requires the REX prefix 64-bit operand size bit (REX.W) to be set to 1 to sign-extend a 32-bit source operand to a 64-bit result. Without the REX operand-size prefix, the operand size will be 32 bits, the default for 64-bit mode, and the source is zero-extended into a 64-bit register. With a 16-bit operand size, only 16 bits are copied, without modifying the upper 48 bits in the destination.

This instruction is available only in 64-bit mode. In legacy or compatibility mode this opcode is interpreted as ARPL.

Mnemonic	Opcode	Description
MOVSXD reg64, reg/mem32	63 /r	Move the contents of a 32-bit register or memory operand to a 64-bit register with sign extension.

#### **Related Instructions**

MOVSX, MOVZX

#### rFLAGS Affected

None

Exception	Real	 Protecte d	Cause of Exception
Stack, #SS		Х	A memory address was non-canonical.
General protection, #GP		Х	A memory address was non-canonical.
Page fault, #PF		Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	An unaligned memory reference was performed while alignment checking was enabled.

# MOVZX

# Move with Zero-Extension

Copies the value in a register or memory location (second operand) into a register (first operand), zeroextending the value to fit in the destination register. The operand-size attribute determines the size of the zero-extended value.

Mnemonic	Opcode	Description
MOVZX reg16, reg/mem8	0F B6 /r	Move the contents of an 8-bit register or memory operand to a 16-bit register with zero-extension.
MOVZX reg32, reg/mem8	0F B6 /r	Move the contents of an 8-bit register or memory operand to a 32-bit register with zero-extension.
MOVZX reg64, reg/mem8	0F B6 /r	Move the contents of an 8-bit register or memory operand to a 64-bit register with zero-extension.
MOVZX reg32, reg/mem16	0F B7 /r	Move the contents of a 16-bit register or memory operand to a 32-bit register with zero-extension.
MOVZX reg64, reg/mem16	0F B7 /r	Move the contents of a 16-bit register or memory operand to a 64-bit register with zero-extension.

## **Related Instructions**

MOVSXD, MOVSX

### **rFLAGS** Affected

None

Exception	Real		Protecte d	Cause of Exception
Stack, #SS	х	х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	х	х	Х	A memory address exceeded a data segment limit or was non- canonical.
#66			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

# MUL

# **Unsigned Multiply**

Multiplies the unsigned byte, word, doubleword, or quadword value in the specified register or memory location by the value in AL, AX, EAX, or RAX and stores the result in AX, DX:AX, EDX:EAX, or RDX:RAX (depending on the operand size). It puts the high-order bits of the product in AH, DX, EDX, or RDX.

If the upper half of the product is non-zero, the instruction sets the carry flag (CF) and overflow flag (OF) both to 1. Otherwise, it clears CF and OF to 0. The other arithmetic flags (SF, ZF, AF, PF) are undefined.

Mnemonic	Opcode	Description
MUL reg/mem8	F6 /4	Multiplies an 8-bit register or memory operand by the contents of the AL register and stores the result in the AX register.
MUL reg/mem16	F7 /4	Multiplies a 16-bit register or memory operand by the contents of the AX register and stores the result in the DX:AX register.
MUL reg/mem32	F7 /4	Multiplies a 32-bit register or memory operand by the contents of the EAX register and stores the result in the EDX:EAX register.
MUL reg/mem64	F7 /4	Multiplies a 64-bit register or memory operand by the contents of the RAX register and stores the result in the RDX:RAX register.

## **Related Instructions**

DIV

## rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
								М				U	U	U	U	М
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0

**Note:** Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.

Exception	Real		Protecte d	Cause of Exception
Stack, #SS	x	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	x	х	Х	A memory address exceeded a data segment limit or was non- canonical.
#GF			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference is performed while alignment checking was enabled.

# MULX

# **Multiply Unsigned**

Computes the unsigned product of the specified source operand and the implicit source operand rDX. Writes the upper half of the product to the first destination and the lower half to the second. Does not affect the arithmetic flags.

This instruction has three operands:

MULX dest1, dest2, src

In 64-bit mode, the operand size is determined by the value of VEX.W. If VEX.W is 1, the operand size is 64 bits; if VEX.W is 0, the operand size is 32 bits. In 32-bit mode, VEX.W is ignored. 16-bit operands are not supported.

The first and second operands (*dest1* and *dest2*) are general purpose registers. The specified source operand (*src*) is either a general purpose register or a memory operand. If the first and second operands specify the same register, the register receives the upper half of the product.

This instruction is a BMI2 instruction. Support for this instruction is indicated by CPUID  $Fn0000\_0007\_EBX\_x0[BMI2] = 1$ .

For more information on using the CPUID instruction, see the instruction reference page for the CPUID instruction on page 153. For a description of all feature flags related to instruction subset support, see Appendix D, "Instruction Subsets and CPUID Feature Flags," on page 519.

Mnemonic		Enco	ding	
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode
MULX reg32, reg32, reg/mem32	C4	RXB.02	0. <i>dest2</i> .0.11	F6 /r
MULX reg64, reg64, reg/mem64	C4	RXB.02	1. <i>dest2</i> .0.11	F6 /r

#### **Related Instructions**

### rFLAGS Affected

None.

		Мос	le	
Exception	Real	Virtual 8086 Protected		Cause of Exception
	Х	Х		BMI2 instructions are only recognized in protected mode.
Invalid opcode, #UD			Х	BMI2 instructions are not supported, as indicated by CPUID Fn0000_0007_EBX_x0[BMI2] = 0.
			Х	VEX.L is 1.

		Мос	le	
Exception	Real	Virtual 8086	Protected	Cause of Exception
Stack, #SS			Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP			Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
Page fault, #PF			Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC			х	An unaligned memory reference was performed while alignment checking was enabled.

# NEG

# **Two's Complement Negation**

Performs the two's complement negation of the value in the specified register or memory location by subtracting the value from 0. Use this instruction only on signed integer numbers.

If the value is 0, the instruction clears the CF flag to 0; otherwise, it sets CF to 1. The OF, SF, ZF, AF, and PF flag settings depend on the result of the operation.

The forms of the NEG instruction that write to memory support the LOCK prefix. For details about the LOCK prefix, see "Lock Prefix" on page 11.

Mnemonic	Opcode	Description
NEG reg/mem8	F6 /3	Performs a two's complement negation on an 8-bit register or memory operand.
NEG reg/mem16	F7 /3	Performs a two's complement negation on a 16-bit register or memory operand.
NEG reg/mem32	F7 /3	Performs a two's complement negation on a 32-bit register or memory operand.
NEG reg/mem64	F7 /3	Performs a two's complement negation on a 64-bit register or memory operand.

## **Related Instructions**

AND, NOT, OR, XOR

### rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
								М				М	М	М	М	М
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0
No	Note: Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.															

Exception	Real		Protecte d	Cause of Exception
Stack, #SS	x	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection,	х	х	Х	A memory address exceeded a data segment limit or was non- canonical.
#GP			Х	The destination operand is in a non-writable segment.
			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

# NOP

# **No Operation**

Does nothing. This instruction increments the rIP to point to next instruction, but does not affect the machine state in any other way.

The single-byte variant is an alias for XCHG rAX, rAX.

Mnemonic	Opcode	Description
NOP	90	Performs no operation.
NOP reg/mem16	0F 1F /0	Performs no operation on a 16-bit register or memory operand.
NOP reg/mem32	0F 1F /0	Performs no operation on a 32-bit register or memory operand.
NOP reg/mem64	0F 1F /0	Performs no operation on a 64-bit register or memory operand.

## **Related Instructions**

None

## rFLAGS Affected

None

### Exceptions

None

# NOT

**One's Complement Negation** 

Performs the one's complement negation of the value in the specified register or memory location by inverting each bit of the value.

The memory-operand forms of the NOT instruction support the LOCK prefix. For details about the LOCK prefix, see "Lock Prefix" on page 11.

Mnemonic	Opcode	Description
NOT reg/mem8	F6 /2	Complements the bits in an 8-bit register or memory operand.
NOT reg/mem16	F7 /2	Complements the bits in a 16-bit register or memory operand.
NOT reg/mem32	F7 /2	Complements the bits in a 32-bit register or memory operand.
NOT reg/mem64	F7 /2	Compliments the bits in a 64-bit register or memory operand.

## **Related Instructions**

AND, NEG, OR, XOR

## **rFLAGS** Affected

None

Exception	Real		Protecte d	Cause of Exception
Stack, #SS	х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection,	х	х	Х	A memory address exceeded a data segment limit or was non- canonical.
#GP			Х	The destination operand was in a non-writable segment.
			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference is performed while alignment checking was enabled.

# OR

# Logical OR

Performs a logical or on the bits in a register, memory location, or immediate value (second operand) and a register or memory location (first operand) and stores the result in the first operand location. The two operands cannot both be memory locations.

If both corresponding bits are 0, the corresponding bit of the result is 0; otherwise, the corresponding result bit is 1.

The forms of the OR instruction that write to memory support the LOCK prefix. For details about the LOCK prefix, see "Lock Prefix" on page 11.

Mnemonic	Opcode	Description
OR AL, imm8	0C ib	$\circ r$ the contents of AL with an immediate 8-bit value.
OR AX, <i>imm16</i>	0D <i>iw</i>	or the contents of AX with an immediate 16-bit value.
OR EAX, imm32	0D id	$\circ r$ the contents of EAX with an immediate 32-bit value.
OR RAX, imm32	0D id	${\circ}{\tt r}$ the contents of RAX with a sign-extended immediate 32-bit value.
OR reg/mem8, imm8	80 /1 <i>ib</i>	$\circ r$ the contents of an 8-bit register or memory operand and an immediate 8-bit value.
OR reg/mem16, imm16	81 /1 <i>iw</i>	$\circ r$ the contents of a 16-bit register or memory operand an immediate 16-bit value.
OR reg/mem32, imm32	81 /1 <i>id</i>	$\circ r$ the contents of a 32-bit register or memory operand and an immediate 32-bit value.
OR reg/mem64, imm32	81 /1 <i>id</i>	$\circ$ r the contents of a 64-bit register or memory operand and sign-extended immediate 32-bit value.
OR reg/mem16, imm8	83 /1 <i>ib</i>	or the contents of a 16-bit register or memory operand and a sign-extended immediate 8-bit value.
OR reg/mem32, imm8	83 /1 <i>ib</i>	$\circ r$ the contents of a 32-bit register or memory operand and a sign-extended immediate 8-bit value.
OR reg/mem64, imm8	83 /1 <i>ib</i>	$\circ$ r the contents of a 64-bit register or memory operand and a sign-extended immediate 8-bit value.
OR <i>reg/mem8</i> , reg8	08 /r	$\circ$ r the contents of an 8-bit register or memory operand with the contents of an 8-bit register.
OR reg/mem16, reg16	09 /r	$\circ$ r the contents of a 16-bit register or memory operand with the contents of a 16-bit register.
OR reg/mem32, reg32	09 /r	$\circ$ r the contents of a 32-bit register or memory operand with the contents of a 32-bit register.
OR reg/mem64, reg64	09 /r	$\circ$ r the contents of a 64-bit register or memory operand with the contents of a 64-bit register.

Mnemonic	Opcode	Description
OR reg8, reg/mem8	0A /r	$\circ$ r the contents of an 8-bit register with the contents of an 8-bit register or memory operand.
OR reg16, reg/mem16	0B /r	$\circ$ r the contents of a 16-bit register with the contents of a 16-bit register or memory operand.
OR reg32, reg/mem32	0B /r	$\circ$ r the contents of a 32-bit register with the contents of a 32-bit register or memory operand.
OR reg64, reg/mem64	0B /r	or the contents of a 64-bit register with the contents of a 64-bit register or memory operand.

The following chart summarizes the effect of this instruction:

X	Y	X or Y
0	0	0
0	1	1
1	0	1
1	1	1

# **Related Instructions**

AND, NEG, NOT, XOR

## rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
								0				М	М	U	М	0
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0
No	Note:       Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.															

Exception	Real		Protecte d	Cause of Exception
Stack, #SS	х	х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection,	х	Х	Х	A memory address exceeded a data segment limit or was non- canonical.
#GP			Х	The destination operand was in a non-writable segment.
			Х	A null data segment was used to reference memory.

Exception	Virtual 8086	Protecte d	Cause of Exception
Page fault, #PF	Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC	Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

# OUT

# Output to Port

Copies the value from the AL, AX, or EAX register (second operand) to an I/O port (first operand). The port address can be a byte-immediate value (00h to FFh) or the value in the DX register (0000h to FFFFh). The source register used determines the size of the port (8, 16, or 32 bits).

If the operand size is 64 bits, OUT only writes to a 32-bit I/O port.

If the CPL is higher than the IOPL or the mode is virtual mode, OUT checks the I/O permission bitmap in the TSS before allowing access to the I/O port. See Volume 2 for details on the TSS I/O permission bitmap.

Mnemonic	Opcode	Description
OUT imm8, AL	E6 <i>ib</i>	Output the byte in the AL register to the port specified by an 8-bit immediate value.
OUT <i>imm8</i> , AX	E7 ib	Output the word in the AX register to the port specified by an 8-bit immediate value.
OUT <i>imm8</i> , EAX	E7 ib	Output the doubleword in the EAX register to the port specified by an 8-bit immediate value.
OUT DX, AL	EE	Output byte in AL to the output port specified in DX.
OUT DX, AX	EF	Output word in AX to the output port specified in DX.
OUT DX, EAX	EF	Output doubleword in EAX to the output port specified in DX.

## **Related Instructions**

IN, INS*x*, OUTS*x* 

# rFLAGS Affected

None

Exception	Real		Protecte d	Cause of Exception
General protection,		Х		One or more I/O permission bits were set in the TSS for the accessed port.
#GP			Х	The CPL was greater than the IOPL and one or more I/O permission bits were set in the TSS for the accessed port.
Page fault (#PF)		Х	Х	A page fault resulted from the execution of the instruction.

# **Output String**

# OUTS OUTSB OUTSW OUTSD

Copies data from the memory location pointed to by DS:rSI to the I/O port address (0000h to FFFFh) specified in the DX register, and then increments or decrements the rSI register according to the setting of the DF flag in the rFLAGS register.

If the DF flag is 0, the instruction increments rSI; otherwise, it decrements rSI. It increments or decrements the pointer by 1, 2, or 4, depending on the size of the value being copied.

The OUTS DX mnemonic uses an explicit memory operand (second operand) to determine the type (size) of the value being copied, but always uses DS:rSI for the location of the value to copy. The explicit register operand (first operand) specifies the I/O port address and must always be DX.

The no-operands forms of the mnemonic use the DS:rSI register pair to point to the memory data to be copied and the contents of the DX register as the destination I/O port address. The mnemonic specifies the size of the I/O port and the type (size) of the value being copied.

The OUTS*x* instruction supports the REP prefix. For details about the REP prefix, see "Repeat Prefixes" on page 12.

If the effective operand size is 64-bits, the instruction behaves as if the operand size were 32 bits.

If the CPL is higher than the IOPL or the mode is virtual mode, OUTSx checks the I/O permission bitmap in the TSS before allowing access to the I/O port. See Volume 2 for details on the TSS I/O permission bitmap.

Mnemonic	Opcode	Description
OUTS DX, mem8	6E	Output the byte in DS:rSI to the port specified in DX, then increment or decrement rSI.
OUTS DX, mem16	6F	Output the word in DS:rSI to the port specified in DX, then increment or decrement rSI.
OUTS DX, mem32	6F	Output the doubleword in DS:rSI to the port specified in DX, then increment or decrement rSI.
OUTSB	6E	Output the byte in DS:rSI to the port specified in DX, then increment or decrement rSI.
OUTSW	6F	Output the word in DS:rSI to the port specified in DX, then increment or decrement rSI.
OUTSD	6F	Output the doubleword in DS:rSI to the port specified in DX, then increment or decrement rSI.

# **Related Instructions**

IN, INSx, OUT

### rFLAGS Affected

None

Exception	Real		Protecte d	Cause of Exception		
Stack, #SS	X	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.		
	x	Х	Х	A memory address exceeded a data segment limit or was no canonical.		
General protection, #GP			Х	A null data segment was used to reference memory.		
		Х		One or more I/O permission bits were set in the TSS for the accessed port.		
			Х	The CPL was greater than the IOPL and one or more I/O permission bits were set in the TSS for the accessed port.		
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.		
Alignment check, #AC		Х	Х	An unaligned memory reference is performed while alignment checking was enabled.		

# PAUSE

# Pause

Improves the performance of spin loops, by providing a hint to the processor that the current code is in a spin loop. The processor may use this to optimize power consumption while in the spin loop.

Architecturally, this instruction behaves like a NOP instruction.

Processors that do not support PAUSE treat this opcode as a NOP instruction.

Mnemonic	Opcode	Description
PAUSE	F3 90	Provides a hint to processor that a spin loop is being executed.
<b>Related Instructions</b>		
None		
rFLAGS Affected		
None		
Exceptions		
None		

# PDEP


# **Parallel Deposit Bits**

Scatters consecutive bits of the first source operand, starting at the least significant bit, to bit positions in the destination as specified by 1 bits in the second source operand (mask). Bit positions in the destination corresponding to 0 bits in the mask are cleared.

This instruction has three operands:

PDEP dest, src, mask

The following diagram illustrates the operation of this instruction.



If the mask is all ones, the execution of this instruction effectively copies the source to the destination.

In 64-bit mode, the operand size is determined by the value of VEX.W. If VEX.W is 1, the operand size is 64 bits; if VEX.W is 0, the operand size is 32 bits. In 32-bit mode, VEX.W is ignored. 16-bit operands are not supported.

The destination (*dest*) and the source (*src*) are general-purpose registers. The second source operand (*mask*) is either a general-purpose register or a memory operand.

This instruction is a BMI2 instruction. Support for this instruction is indicated by CPUID  $Fn0000\_0007\_EBX\_x0[BMI2] = 1$ .

For more information on using the CPUID instruction, see the instruction reference page for the CPUID instruction on page 153. For a description of all feature flags related to instruction subset support, see Appendix D, "Instruction Subsets and CPUID Feature Flags," on page 519.

Mnemonic	Encoding					
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode		
PDEP reg32, reg32, reg/mem32	C4	RXB.02	0. <i>src</i> .0.11	F5 /r		
PDEP reg64, reg64, reg/mem64	C4	RXB.02	1. <u>src</u> .0.11	F5 /r		

#### **Related Instructions**

#### rFLAGS Affected

None.

	Mode					
Exception	Real	Virtual 8086	Protected	Cause of Exception		
	Х	Х		BMI2 instructions are only recognized in protected mode.		
Invalid opcode, #UD			Х	BMI2 instructions are not supported, as indicated by CPUID Fn0000_0007_EBX_x0[BMI2] = 0.		
			Х	VEX.L is 1.		
Stack, #SS			х	A memory address exceeded the stack segment limit or was non-canonical.		
General protection, #GP			х	A memory address exceeded a data segment limit or was non-canonical.		
			Х	A null data segment was used to reference memory.		
Page fault, #PF			Х	A page fault resulted from the execution of the instruction.		
Alignment check, #AC			х	An unaligned memory reference was performed while alignment checking was enabled.		

# PEXT


# **Parallel Extract Bits**

Copies bits from the source operand, based on a mask, and packs them into the low-order bits of the destination. Clears all bits in the destination to the left of the most-significant bit copied.

This instruction has three operands:

PEXT dest, src, mask

The following diagram illustrates the operation of this instruction.



If the mask is all ones, the execution of this instruction effectively copies the source to the destination.

In 64-bit mode, the operand size is determined by the value of VEX.W. If VEX.W is 1, the operand size is 64 bits; if VEX.W is 0, the operand size is 32 bits. In 32-bit mode, VEX.W is ignored. 16-bit operands are not supported.

The destination (*dest*) and the source (*src*) are general-purpose registers. The second source operand (*mask*) is either a general-purpose register or a memory operand.

This instruction is a BMI2 instruction. Support for this instruction is indicated by CPUID  $Fn0000\_0007\_EBX\_x0[BMI2] = 1$ .

For more information on using the CPUID instruction, see the instruction reference page for the CPUID instruction on page 153. For a description of all feature flags related to instruction subset support, see Appendix D, "Instruction Subsets and CPUID Feature Flags," on page 519.

Mnemonic	Encoding						
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode			
PEXT reg32, reg32, reg/mem32	C4	RXB.02	0. <i>src</i> .0.10	F5 /r			
PEXT reg64, reg64, reg/mem64	C4	RXB.02	1. <u>src</u> .0.10	F5 /r			

#### **Related Instructions**

#### rFLAGS Affected

None.

	Mode					
Exception	Real	Virtual 8086	Protected	Cause of Exception		
	Х	Х		BMI2 instructions are only recognized in protected mode.		
Invalid opcode, #UD			Х	BMI2 instructions are not supported, as indicated by CPUID Fn0000_0007_EBX_x0[BMI2] = 0.		
			Х	VEX.L is 1.		
Stack, #SS			х	A memory address exceeded the stack segment limit or was non-canonical.		
General protection, #GP			х	A memory address exceeded a data segment limit or was non-canonical.		
			Х	A null data segment was used to reference memory.		
Page fault, #PF			Х	A page fault resulted from the execution of the instruction.		
Alignment check, #AC			х	An unaligned memory reference was performed while alignment checking was enabled.		

AMD64 Technology

### POP

# Pop Stack

Copies the value pointed to by the stack pointer (SS:rSP) to the specified register or memory location and then increments the rSP by 2 for a 16-bit pop, 4 for a 32-bit pop, or 8 for a 64-bit pop.

The operand-size attribute determines the amount by which the stack pointer is incremented (2, 4 or 8 bytes). The stack-size attribute determines whether SP, ESP, or RSP is incremented.

For forms of the instruction that load a segment register (POP DS, POP ES, POP FS, POP GS, POP SS), the source operand must be a valid segment selector. When a segment selector is popped into a segment register, the processor also loads all associated descriptor information into the hidden part of the register and validates it.

It is possible to pop a null segment selector value (0000–0003h) into the DS, ES, FS, or GS register. This action does not cause a general protection fault, but a subsequent reference to such a segment *does* cause a #GP exception. For more information about segment selectors, see "Segment Selectors and Registers" in *Volume 2: System Programming*.

In 64-bit mode, the POP operand size defaults to 64 bits and there is no prefix available to encode a 32bit operand size. Using POP DS, POP ES, or POP SS instruction in 64-bit mode generates an invalidopcode exception.

This instruction cannot pop a value into the CS register. The RET (Far) instruction performs this function.

Mnemonic	Opcode	Description
POP reg/mem16	8F /0	Pop the top of the stack into a 16-bit register or memory location.
POP reg/mem32	8F /0	Pop the top of the stack into a 32-bit register or memory location. (No prefix for encoding this in 64-bit mode.)
POP reg/mem64	8F /0	Pop the top of the stack into a 64-bit register or memory location.
POP reg16	58 + <i>rw</i>	Pop the top of the stack into a 16-bit register.
POP reg32	58 +rd	Pop the top of the stack into a 32-bit register. (No prefix for encoding this in 64-bit mode.)
POP reg64	58 +rq	Pop the top of the stack into a 64-bit register.
POP DS	1F	Pop the top of the stack into the DS register. (Invalid in 64-bit mode.)
POP ES	07	Pop the top of the stack into the ES register. (Invalid in 64-bit mode.)
POP SS	17	Pop the top of the stack into the SS register. (Invalid in 64-bit mode.)

Mnemonic	Opcode	Description
POP FS	0F A1	Pop the top of the stack into the FS register.
POP GS	0F A9	Pop the top of the stack into the GS register.

#### **Related Instructions**

PUSH

#### rFLAGS Affected

None

			Protecte	
Exception	Real	8086	d	Cause of Exception
Invalid opcode, #UD			Х	POP DS, POP ES, or POP SS was executed in 64-bit mode.
Segment not present, #NP (selector)			х	The DS, ES, FS, or GS register was loaded with a non-null segment selector and the segment was marked not present.
Stack, #SS	x	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
Stack, #SS (selector)			Х	The SS register was loaded with a non-null segment selector and the segment was marked not present.
General protection,	x	х	Х	A memory address exceeded a data segment limit or was non- canonical.
#GP	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		Х	The destination operand was in a non-writable segment.
			Х	A null data segment was used to reference memory.
			х	A segment register was loaded and the segment descriptor exceeded the descriptor table limit.
			х	A segment register was loaded and the segment selector's TI bit was set, but the LDT selector was a null selector.
			х	The SS register was loaded with a null segment selector in non-64-bit mode or while CPL = 3.
General protection, #GP			Х	The SS register was loaded and the segment selector RPL and the segment descriptor DPL were not equal to the CPL.
(selector)			Х	The SS register was loaded and the segment pointed to was not a writable data segment.
			х	The DS, ES, FS, or GS register was loaded and the segment pointed to was a data or non-conforming code segment, but the RPL or the CPL was greater than the DPL.
			х	The DS, ES, FS, or GS register was loaded and the segment pointed to was not a data segment or readable code segment.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	х	An unaligned memory reference was performed while alignment checking was enabled.

# POPA POPAD

### **POP All GPRs**

Pops words or doublewords from the stack into the general-purpose registers in the following order: eDI, eSI, eBP, eSP (image is popped and discarded), eBX, eDX, eCX, and eAX. The instruction increments the stack pointer by 16 or 32, depending on the operand size.

Using the POPA or POPAD instructions in 64-bit mode generates an invalid-opcode exception.

Mnemonic	Opcode	Description
POPA	61	Pop the DI, SI, BP, SP, BX, DX, CX, and AX registers. (Invalid in 64-bit mode.)
POPAD	61	Pop the EDI, ESI, EBP, ESP, EBX, EDX, ECX, and EAX registers. (Invalid in 64-bit mode.)

#### **Related Instructions**

PUSHA, PUSHAD

#### rFLAGS Affected

None

Exception	Real		Protecte d	Cause of Exception
Invalid opcode (#UD)			Х	This instruction was executed in 64-bit mode.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

### POPCNT

# **Bit Population Count**

Counts the number of bits having a value of 1 in the source operand and places the result in the destination register. The source operand is a 16-, 32-, or 64-bit general purpose register or memory operand; the destination operand is a general purpose register of the same size as the source operand register.

If the input operand is zero, the ZF flag is set to 1 and zero is written to the destination register. Otherwise, the ZF flag is cleared. The other flags are cleared.

Support for the POPCNT instruction is indicated by CPUID Fn0000\_0001\_ECX[POPCNT] = 1. Software MUST check the CPUID bit once per program or library initialization before using the POPCNT instruction, or inconsistent behavior may result.

For more information on using the CPUID instruction, see the instruction reference page for the CPUID instruction on page 153. For a description of all feature flags related to instruction subset support, see Appendix D, "Instruction Subsets and CPUID Feature Flags," on page 519.

Mnemonic		Opcode	Description
POPCNT	reg16, reg/mem16	F3 0F B8 /r	Count the 1s in reg/mem16.
POPCNT	reg32, reg/mem32	F3 0F B8 /r	Count the 1s in reg/mem32.
POPCNT	reg64, reg/mem64	F3 0F B8 /r	Count the 1s in reg/mem64.

#### **Related Instructions**

BSF, BSR, LZCNT

#### **rFLAGS** Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
								0				0	М	0	0	0
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0
Note: Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.																

### AMD64 Technology

Execution	Deel	Virtual 8086	Drotostad	Course of Execution
Exception	Real	0000	Protected	Cause of Exception
Invalid opcode, #UD	x	Х	Х	The POPCNT instruction is not supported, as indicated by CPUID Fn0000_0001_ECX[POPCNT].
Stack, #SS	x	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	x	Х	Х	A memory address exceeded a data segment limit or was non- canonical.
#GF			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

**POP to rFLAGS** 

# POPF POPFD POPFQ

Pops a word, doubleword, or quadword from the stack into the rFLAGS register and then increments the stack pointer by 2, 4, or 8, depending on the operand size.

In protected or real mode, all the non-reserved flags in the rFLAGS register can be modified, except the VIP, VIF, and VM flags, which are unchanged. In protected mode, at a privilege level greater than 0 the IOPL is also unchanged. The instruction alters the interrupt flag (IF) only when the CPL is less than or equal to the IOPL.

In virtual-8086 mode, if IOPL field is less than 3, attempting to execute a POPFx or PUSHFx instruction while VME is not enabled, or the operand size is not 16-bit, generates a #GP exception.

In 64-bit mode, this instruction defaults to a 64-bit operand size; there is no prefix available to encode a 32-bit operand size.

Mnemonic	Opcode	Description
POPF	9D	Pop a word from the stack into the FLAGS register.
POPFD	9D	Pop a double word from the stack into the EFLAGS register. (No prefix for encoding this in 64-bit mode.)
POPFQ	9D	Pop a quadword from the stack to the RFLAGS register.
Action // See "Pseudocode Def POPF_START: IF (REAL_MODE) POPF_REAL ELSIF (PROTECTED_MODE) POPF_PROTECTED ELSE // (VIRTUAL_MODE) POPF_VIRTUAL	inition" on p	bage 57.
POPF_REAL: POP.v temp_RFLAGS RFLAGS.v = temp_RF EXIT	LAGS	// VIF,VIP,VM unchanged // RF cleared

AMD64 Technology

```
POPF PROTECTED:
       POP.v temp RFLAGS
       RFLAGS.v = temp RFLAGS
                                      // VIF, VIP, VM unchanged
                                       // IOPL changed only if (CPL==0)
                                      // IF changed only if (CPL<=old RFLAGS.IOPL)</pre>
                                        // RF cleared
       EXIT
  POPF VIRTUAL:
       IF (RFLAGS.IOPL==3)
       {
           POP.v temp RFLAGS
           RFLAGS.v = temp RFLAGS
                                       // VIF, VIP, VM, IOPL unchanged
                                        // RF cleared
           EXIT
       }
       ELSIF ((CR4.VME==1) && (OPERAND SIZE==16))
       {
           POP.w temp RFLAGS
           IF (((temp RFLAGS.IF==1) && (RFLAGS.VIP==1)) || (temp RFLAGS.TF==1))
               EXCEPTION [#GP(0)]
                                            // notify the virtual-mode-manager to
deliver
                                        // the task's pending interrupts
                                       // IF, IOPL unchanged
           RFLAGS.w = temp RFLAGS
                                        // RFLAGS.VIF=temp RFLAGS.IF
                                        // RF cleared
           EXIT
       }
       ELSE // ((RFLAGS.IOPL<3) && ((CR4.VME==0) || (OPERAND SIZE!=16)))
           EXCEPTION [#GP(0)]
```

#### **Related Instructions**

PUSHF, PUSHFD, PUSHFQ

#### **rFLAGS** Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
М		Μ	Μ		0	М	М	М	Μ	Μ	Μ	М	Μ	Μ	М	М
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0

**Note:** Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.

Exception	Real		Protecte d	Cause of Exception
Stack, #SS	x	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP		х		<ul> <li>The I/O privilege level was less than 3 and one of the following conditions was true:</li> <li>CR4.VME was 0.</li> <li>The effective operand size was 32-bit.</li> <li>Both the original EFLAGS.VIP and the new EFLAGS.IF bits were set.</li> <li>The new EFLAGS.TF bit was set.</li> </ul>
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

# PREFETCH PREFETCHW

### Prefetch L1 Data-Cache Line

Loads the entire 64-byte aligned memory sequence *containing* the specified memory address into the L1 data cache. The position of the specified memory address within the 64-byte cache line is irrelevant. If a cache hit occurs, or if a memory fault is detected, no bus cycle is initiated and the instruction is treated as a NOP.

The PREFETCHW instruction loads the prefetched line and sets the cache-line state to Modified, in anticipation of subsequent data writes to the line. The PREFETCH instruction, by contrast, typically sets the cache-line state to Exclusive (depending on the hardware implementation).

The opcodes for the PREFETCH/PREFETCHW instructions include the ModRM byte; however, only the memory form of ModRM is valid. The register form of ModRM causes an invalid-opcode exception. Because there is no destination register, the three destination register field bits of the ModRM byte define the type of prefetch to be performed. The bit patterns 000b and 001b define the PREFETCH and PREFETCHW instructions, respectively. All other bit patterns are reserved for future use.

The *reserved* PREFETCH types do not result in an invalid-opcode exception if executed. Instead, for forward compatibility with future processors that may implement additional forms of the PREFETCH instruction, all reserved PREFETCH types are implemented as synonyms of the basic PREFETCH type (the PREFETCH instruction with type 000b).

The operation of these instructions is implementation-dependent. The processor implementation can ignore or change these instructions. The size of the cache line also depends on the implementation, with a minimum size of 32 bytes. For details on the use of this instruction, see the processor data sheets or other software-optimization documentation relating to particular hardware implementations.

When paging is enabled and PREFETCHW performs a prefetch from a writable page, it may set the PTE Dirty bit to 1.

Support for the PREFETCH and PREFETCHW instructions is indicated by CPUID Fn8000\_0001\_ECX[3DNowPrefetch] OR Fn8000\_0001\_EDX[LM] OR Fn8000\_0001\_EDX[3DNow] = 1.

For more information on using the CPUID instruction, see the instruction reference page for the CPUID instruction on page 153. For a description of all feature flags related to instruction subset support, see Appendix D, "Instruction Subsets and CPUID Feature Flags," on page 519.

Mnemonic	Opcode	Description
PREFETCH mem8	0F 0D /0	Prefetch processor cache line into L1 data cache.
PREFETCHW mem8	0F 0D /1	Prefetch processor cache line into L1 data cache and mark it modified.

#### **Related Instructions**

**PREFETCH***level* 

#### rFLAGS Affected

None

Exception (vector)	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	x	х	х	PREFETCH and PREFETCHW instructions are not supported, as indicated by CPUID Fn8000_0001_ECX[3DNowPrefetch] AND Fn8000_0001_EDX[LM] AND Fn8000_0001_EDX[3DNow] = 0.
	Х	Х	Х	The operand was a register.

### PREFETCH/evel Prefetch Data to Cache Level level

Loads a cache line from the specified memory address into the data-cache level specified by the locality reference bits 5:3 of the ModRM byte. Table 3-3 on page 266 lists the locality reference options for the instruction.

This instruction loads a cache line even if the *mem8* address is not aligned with the start of the line. If the cache line is already contained in a cache level that is lower than the specified locality reference, or if a memory fault is detected, a bus cycle is not initiated and the instruction is treated as a NOP.

The operation of this instruction is implementation-dependent. The processor implementation can ignore or change this instruction. The size of the cache line also depends on the implementation, with a minimum size of 32 bytes. AMD processors alias PREFETCH1 and PREFETCH2 to PREFETCH0. For details on the use of this instruction, see the software-optimization documentation relating to particular hardware implementations.

Mnemonic	Opcode	Description
PREFETCHNTA mem8	0F 18 /0	Move data closer to the processor using the NTA reference.
PREFETCHT0 mem8	0F 18/1	Move data closer to the processor using the T0 reference.
PREFETCHT1 mem8	0F 18 /2	Move data closer to the processor using the T1 reference.
PREFETCHT2 mem8	0F 18/3	Move data closer to the processor using the T2 reference.

#### Table 3-3. Locality References for the Prefetch Instructions

Locality Reference	Description
NTA	Non-Temporal Access—Move the specified data into the processor with minimum cache pollution. This is intended for data that will be used only once, rather than repeatedly. The specific technique for minimizing cache pollution is implementation-dependent and may include such techniques as allocating space in a software-invisible buffer, allocating a cache line in only a single way, etc. For details, see the software-optimization documentation for a particular hardware implementation.
ТО	All Cache Levels—Move the specified data into all cache levels.
T1	Level 2 and Higher—Move the specified data into all cache levels except 0th level (L1) cache.
T2	Level 3 and Higher—Move the specified data into all cache levels except 0th level (L1) and 1st level (L2) caches.

#### **Related Instructions**

PREFETCH, PREFETCHW

#### rFLAGS Affected

None

#### Exceptions

None

AMD64 Technology

### PUSH

# **Push onto Stack**

Decrements the stack pointer and then copies the specified immediate value or the value in the specified register or memory location to the top of the stack (the memory location pointed to by SS:rSP).

The operand-size attribute determines the number of bytes pushed to the stack. The stack-size attribute determines whether SP, ESP, or RSP is the stack pointer. The address-size attribute is used only to locate the memory operand when pushing a memory operand to the stack.

If the instruction pushes the stack pointer (rSP), the resulting value on the stack is that of rSP before execution of the instruction.

There is a PUSH CS instruction but no corresponding POP CS. The RET (Far) instruction pops a value from the top of stack into the CS register as part of its operation.

In 64-bit mode, the operand size of all PUSH instructions defaults to 64 bits, and there is no prefix available to encode a 32-bit operand size. Using the PUSH CS, PUSH DS, PUSH ES, or PUSH SS instructions in 64-bit mode generates an invalid-opcode exception.

Pushing an odd number of 16-bit operands when the stack address-size attribute is 32 results in a misaligned stack pointer.

Mnemonic	Opcode	Description
PUSH reg/mem16	FF /6	Push the contents of a 16-bit register or memory operand onto the stack.
PUSH reg/mem32	FF /6	Push the contents of a 32-bit register or memory operand onto the stack. (No prefix for encoding this in 64-bit mode.)
PUSH reg/mem64	FF /6	Push the contents of a 64-bit register or memory operand onto the stack.
PUSH reg16	50 + <i>rw</i>	Push the contents of a 16-bit register onto the stack.
PUSH reg32	50 +rd	Push the contents of a 32-bit register onto the stack. (No prefix for encoding this in 64-bit mode.)
PUSH reg64	50 +rq	Push the contents of a 64-bit register onto the stack.
PUSH imm8	6A <i>ib</i>	Push an 8-bit immediate value (sign-extended to 16, 32, or 64 bits) onto the stack.
PUSH imm16	68 <i>iw</i>	Push a 16-bit immediate value onto the stack.
PUSH imm32	68 <i>id</i>	Push a 32-bit immediate value onto the stack. (No prefix for encoding this in 64-bit mode.)
PUSH imm64	68 <i>id</i>	Push a sign-extended 32-bit immediate value onto the stack.
PUSH CS	0E	Push the CS selector onto the stack. (Invalid in 64-bit mode.)

Mnemonic	Opcode	Description
PUSH SS	16	Push the SS selector onto the stack. (Invalid in 64-bit mode.)
PUSH DS	1E	Push the DS selector onto the stack. (Invalid in 64-bit mode.)
PUSH ES	06	Push the ES selector onto the stack. (Invalid in 64-bit mode.)
PUSH FS	0F A0	Push the FS selector onto the stack.
PUSH GS	0F A8	Push the GS selector onto the stack.

#### **Related Instructions**

POP

#### rFLAGS Affected

None

Exception	Real		Protecte d	Cause of Exception
Invalid opcode, #UD			Х	PUSH CS, PUSH DS, PUSH ES, or PUSH SS was executed in 64-bit mode.
Stack, #SS	х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	х	Х	Х	A memory address exceeded a data segment limit or was non- canonical.
#GF			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

# PUSHA PUSHAD

### Push All GPRs onto Stack

Pushes the contents of the eAX, eCX, eDX, eBX, eSP (original value), eBP, eSI, and eDI generalpurpose registers onto the stack in that order. This instruction decrements the stack pointer by 16 or 32 depending on operand size.

Using the PUSHA or PUSHAD instruction in 64-bit mode generates an invalid-opcode exception.

Mnemonic	Opcode	Description
PUSHA	60	Push the contents of the AX, CX, DX, BX, original SP, BP, SI, and DI registers onto the stack. (Invalid in 64-bit mode.)
PUSHAD	60	Push the contents of the EAX, ECX, EDX, EBX, original ESP, EBP, ESI, and EDI registers onto the stack. (Invalid in 64-bit mode.)
<b>Related Instructions</b>		

POPA, POPAD

#### rFLAGS Affected

None

Exception	Real		Protecte d	Cause of Exception
Invalid opcode, #UD			Х	This instruction was executed in 64-bit mode.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

Push rFLAGS onto Stack

## PUSHF PUSHFD PUSHFQ

Decrements the rSP register and copies the rFLAGS register (except for the VM and RF flags) onto the stack. The instruction clears the VM and RF flags in the rFLAGS image before putting it on the stack.

The instruction pushes 2, 4, or 8 bytes, depending on the operand size.

In 64-bit mode, this instruction defaults to a 64-bit operand size and there is no prefix available to encode a 32-bit operand size.

In virtual-8086 mode, if system software has set the IOPL field to a value less than 3, a generalprotection exception occurs if application software attempts to execute PUSHFx or POPFx while VME is not enabled or the operand size is not 16-bit.

Mnemonic	Opcode	Description
PUSHF	9C	Push the FLAGS word onto the stack.
PUSHFD	9C	Push the EFLAGS doubleword onto stack. (No prefix encoding this in 64-bit mode.)
PUSHFQ	9C	Push the RFLAGS quadword onto stack.

#### Action

// See "Pseudocode Definition" on page 57.
PUSHF\_START:
IF (REAL\_MODE)
 PUSHF\_REAL
ELSIF (PROTECTED\_MODE)
 PUSHF\_PROTECTED
ELSE // (VIRTUAL\_MODE)
 PUSHF\_VIRTUAL
PUSHF\_REAL:
 PUSH.v old RFLAGS // Pushed with RF and VM cleared.

```
EXIT

PUSHF_PROTECTED:

PUSH.v old_RFLAGS // Pushed with RF cleared.

EXIT

PUSHF_VIRTUAL:

IF (RFLAGS.IOPL==3)

{

PUSH.v old_RFLAGS // Pushed with RF,VM cleared.

EXIT

}
```

### 

AMD64 Technology

#### **Related Instructions**

POPF, POPFD, POPFQ

#### rFLAGS Affected

None

Exception	Real		Protecte d	Cause of Exception
Stack, #SS	х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP		Х		The I/O privilege level was less than 3 and either VME was not enabled or the operand size was not 16-bit.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

### RCL

# **Rotate Through Carry Left**

Rotates the bits of a register or memory location (first operand) to the left (more significant bit positions) and through the carry flag by the number of bit positions in an unsigned immediate value or the CL register (second operand). The bits rotated through the carry flag are rotated back in at the right end (lsb) of the first operand location.

The processor masks the upper three bits of the count operand, thus restricting the count to a number between 0 and 31. When the destination is 64 bits wide, the processor masks the upper two bits of the count, providing a count in the range of 0 to 63.

For 1-bit rotates, the instruction sets the OF flag to the logical xor of the CF bit (after the rotate) and the most significant bit of the result. When the rotate count is greater than 1, the OF flag is undefined. When the rotate count is 0, no flags are affected.

Mnemonic	Opcode	Description
RCL reg/mem8,1	D0 /2	Rotate the 9 bits consisting of the carry flag and an 8-bit register or memory location left 1 bit.
RCL reg/mem8, CL	D2 /2	Rotate the 9 bits consisting of the carry flag and an 8-bit register or memory location left the number of bits specified in the CL register.
RCL reg/mem8, imm8	C0 /2 ib	Rotate the 9 bits consisting of the carry flag and an 8-bit register or memory location left the number of bits specified by an 8-bit immediate value.
RCL reg/mem16, 1	D1 /2	Rotate the 17 bits consisting of the carry flag and a 16- bit register or memory location left 1 bit.
RCL reg/mem16, CL	D3 /2	Rotate the 17 bits consisting of the carry flag and a 16- bit register or memory location left the number of bits specified in the CL register.
RCL reg/mem16, imm8	C1 /2 <i>ib</i>	Rotate the 17 bits consisting of the carry flag and a 16- bit register or memory location left the number of bits specified by an 8-bit immediate value.
RCL reg/mem32, 1	D1 /2	Rotate the 33 bits consisting of the carry flag and a 32- bit register or memory location left 1 bit.
RCL reg/mem32, CL	D3 /2	Rotate 33 bits consisting of the carry flag and a 32-bit register or memory location left the number of bits specified in the CL register.
RCL reg/mem32, imm8	C1 /2 <i>ib</i>	Rotate the 33 bits consisting of the carry flag and a 32- bit register or memory location left the number of bits specified by an 8-bit immediate value.
RCL reg/mem64, 1	D1 /2	Rotate the 65 bits consisting of the carry flag and a 64- bit register or memory location left 1 bit.

AMD64 Technology

Mnemonic	Opcode	Description
RCL reg/mem64, CL	D3 /2	Rotate the 65 bits consisting of the carry flag and a 64- bit register or memory location left the number of bits specified in the CL register.
RCL reg/mem64, imm8	C1 /2 <i>ib</i>	Rotates the 65 bits consisting of the carry flag and a 64- bit register or memory location left the number of bits specified by an 8-bit immediate value.

#### **Related Instructions**

RCR, ROL, ROR

#### rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
								М								М
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0
No	Note: Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.															

Exception	Real		Protecte d	Cause of Exception
Stack, #SS	x	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection,	x	х	Х	A memory address exceeded a data segment limit or was non- canonical.
#GP			Х	The destination operand was in a non-writable segment.
			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

# RCR

# **Rotate Through Carry Right**

Rotates the bits of a register or memory location (first operand) to the right (toward the less significant bit positions) and through the carry flag by the number of bit positions in an unsigned immediate value or the CL register (second operand). The bits rotated through the carry flag are rotated back in at the left end (msb) of the first operand location.

The processor masks the upper three bits in the count operand, thus restricting the count to a number between 0 and 31. When the destination is 64 bits wide, the processor masks the upper two bits of the count, providing a count in the range of 0 to 63.

For 1-bit rotates, the instruction sets the OF flag to the logical xor of the CF flag (before the rotate) and the most significant bit of the original value. When the rotate count is greater than 1, the OF flag is undefined. When the rotate count is 0, no flags are affected.

Mnemonic	Opcode	Description
RCR reg/mem8, 1	D0 /3	Rotate the 9 bits consisting of the carry flag and an 8-bit register or memory location right 1 bit.
RCR reg/mem8,CL	D2 /3	Rotate the 9 bits consisting of the carry flag and an 8-bit register or memory location right the number of bits specified in the CL register.
RCR reg/mem8,imm8	C0 /3 ib	Rotate the 9 bits consisting of the carry flag and an 8-bit register or memory location right the number of bits specified by an 8-bit immediate value.
RCR reg/mem16,1	D1 /3	Rotate the 17 bits consisting of the carry flag and a 16- bit register or memory location right 1 bit.
RCR reg/mem16,CL	D3 /3	Rotate the17 bits consisting of the carry flag and a 16-bit register or memory location right the number of bits specified in the CL register.
RCR reg/mem16, imm8	C1 /3 <i>ib</i>	Rotate the 17 bits consisting of the carry flag and a 16- bit register or memory location right the number of bits specified by an 8-bit immediate value.
RCR reg/mem32,1	D1 /3	Rotate the 33 bits consisting of the carry flag and a 32- bit register or memory location right 1 bit.
RCR reg/mem32,CL	D3 /3	Rotate 33 bits consisting of the carry flag and a 32-bit register or memory location right the number of bits specified in the CL register.
RCR reg/mem32, imm8	C1 /3 <i>ib</i>	Rotate the 33 bits consisting of the carry flag and a 32- bit register or memory location right the number of bits specified by an 8-bit immediate value.
RCR reg/mem64,1	D1 /3	Rotate the 65 bits consisting of the carry flag and a 64- bit register or memory location right 1 bit.

#### AMD64 Technology

Mnemonic	Opcode	Description
RCR reg/mem64,CL	D3 /3	Rotate 65 bits consisting of the carry flag and a 64-bit register or memory location right the number of bits specified in the CL register.
RCR reg/mem64, imm8	C1 /3 <i>ib</i>	Rotate the 65 bits consisting of the carry flag and a 64- bit register or memory location right the number of bits specified by an 8-bit immediate value.

#### **Related Instructions**

RCL, ROR, ROL

#### rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
								М								М
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0
No	Note: Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.															

Exception	Real		Protecte d	Cause of Exception
Stack, #SS	х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection,	х	х	Х	A memory address exceeded a data segment limit or was non- canonical.
#GP			Х	The destination operand was in a non-writable segment.
			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

# RDFSBASE RDGSBASE

### Read FS.base Read GS.base

Copies the base field of the FS or GS segment descriptor to the specified register. When supported and enabled, these instructions can be executed at any processor privilege level. The RDFSBASE and RDGSBASE instructions are only defined in 64-bit mode.

System software must set the FSGSBASE bit (bit 16) of CR4 to enable the RDFSBASE and RDGSBASE instructions.

Support for this instruction is indicated by CPUID Fn0000\_0007\_EBX\_x0[FSGSBASE] = 1.

For more information on using the CPUID instruction, see the instruction reference page for the CPUID instruction on page 153. For a description of all feature flags related to instruction subset support, see Appendix D, "Instruction Subsets and CPUID Feature Flags," on page 519.

Mnemonic	Opcode	Description
RDFSBASE reg32	F3 0F AE /0	Copy the lower 32 bits of FS.base to the specified general-purpose register.
RDFSBASE reg64	F3 0F AE /0	Copy the entire 64-bit contents of FS.base to the specified general-purpose register.
RDGSBASE reg32	F3 0F AE /1	Copy the lower 32 bits of GS.base to the specified general-purpose register.
RDGSBASE reg64	F3 0F AE /1	Copy the entire 64-bit contents of GS.base to the specified general-purpose register.

#### **Related Instructions**

WRFSBASE, WRGSBASE

#### rFLAGS Affected

None.

Exception	Legacy	Compat- ibility	64-bit	Cause of Exception
	х	Х		Instruction is not valid in compatibility or legacy modes.
#UD			Х	Instruction not supported as indicated by CPUID Fn0000_0007_EBX_x0[FSGSBASE] = 0 or, if supported, not enabled in CR4.

# RDRAND

### **Read Random**

Loads the destination register with a hardware-generated random value.

The size of the returned value in bits is determined by the size of the destination register.

Hardware modifies the CF flag to indicate whether the value returned in the destination register is valid. If CF = 1, the value is valid. If CF = 0, the value is invalid. Software must test the state of the CF flag prior to using the value returned in the destination register to determine if the value is valid. If the returned value is invalid, software must execute the instruction again. Software should implement a retry limit to insure forward progress of code.

The execution of RDRAND clears the OF, SF, ZF, AF, and PF flags.

Support for the RDRAND instruction is optional. On processors that support the instruction, CPUID  $Fn0000\_0001\_ECX[RDRAND] = 1$ .

For more information on using the CPUID instruction, see the instruction reference page for the CPUID instruction on page 153. For a description of all feature flags related to instruction subset support, see Appendix D, "Instruction Subsets and CPUID Feature Flags," on page 519.

Mnemonic	Opcode	Description
RDRAND reg16	0F C7 /6	Load the destination register with a 16-bit random number.
RDRAND reg32	0F C7 /6	Load the destination register with a 32-bit random number.
RDRAND reg64	0F C7 /6	Load the destination register with a 64-bit random number.

#### rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
								0				0	0	0	0	М
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0
No	Note: Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.															

Exception		Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х		Instruction not supported as indicated by CPUID Fn0000_0001_ECX[RDRAND] = 0.

# RET (Near) Near Return from Called Procedure

Returns from a procedure previously entered by a CALL near instruction. This form of the RET instruction returns to a calling procedure within the current code segment.

This instruction pops the rIP from the stack, with the size of the pop determined by the operand size. The new rIP is then zero-extended to 64 bits. The RET instruction can accept an immediate value operand that it adds to the rSP after it pops the target rIP. This action skips over any parameters previously passed back to the subroutine that are no longer needed.

In 64-bit mode, the operand size defaults to 64 bits (eight bytes) without the need for a REX prefix. No prefix is available to encode a 32-bit operand size in 64-bit mode.

See RET (Far) for information on far returns—returns to procedures located outside of the current code segment. For details about control-flow instructions, see "Control Transfers" in Volume 1, and "Control-Transfer Privilege Checks" in Volume 2.

Mnemonic	Opcode	Description
RET	C3	Near return to the calling procedure.
RET imm16	C2 iw	Near return to the calling procedure then pop the specified number of bytes from the stack.

#### **Related Instructions**

CALL (Near), CALL (Far), RET (Far)

#### rFLAGS Affected

None

Exception	Real		Protecte d	Cause of Exception
Stack, #SS	х	х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	х	х	Х	The target offset exceeded the code segment limit or was non-canonical.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

# RET (Far) Far Return from Called Procedure

Returns from a procedure previously entered by a CALL Far instruction. This form of the RET instruction returns to a calling procedure in a different segment than the current code segment. It can return to the same CPL or to a less privileged CPL.

RET Far pops a target CS and rIP from the stack. If the new code segment is less privileged than the current code segment, the stack pointer is incremented by the number of bytes indicated by the immediate operand, if present; then a new SS and rSP are also popped from the stack.

The final value of rSP is incremented by the number of bytes indicated by the immediate operand, if present. This action skips over the parameters (previously passed to the subroutine) that are no longer needed.

All stack pops are determined by the operand size. If necessary, the target rIP is zero-extended to 64 bits before assuming program control.

If the CPL changes, the data segment selectors are set to NULL for any of the data segments (DS, ES, FS, GS) not accessible at the new CPL.

See RET (Near) for information on near returns—returns to procedures located inside the current code segment. For details about control-flow instructions, see "Control Transfers" in Volume 1, and "Control-Transfer Privilege Checks" in Volume 2.

Mnemonic	Opcode	Description							
RETF	СВ	Far return to the calling procedure.							
RETF imm16	CA iw	Far return to the calling procedure, then pop the specified number of bytes from the stack.							
Action									
<pre>// Far returns (RETF)</pre>									
<pre>// See "Pseudocode Def</pre>	inition" on	page 57.							
RETF_START:									
Action // Far returns (RETF) // See "Pseudocode Definition" on page 57. RETF_START: IF (REAL_MODE) RETF_REAL_OR_VIRTUAL ELSIF (PROTECTED_MODE) RETF_PROTECTED ELSE // (VIRTUAL_MODE) RETF_REAL_OR_VIRTUAL RETF_REAL_OR_VIRTUAL: IF (OPCODE == retf imm16)									
temp_IMM = wor	,	diate specified in the instruction, to 64 bits							

```
ELSE // (OPCODE == retf)
        temp IMM = 0
    POP.v temp RIP
    POP.v temp CS
    IF (temp RIP > CS.limit)
        EXCEPTION [#GP(0)]
    CS.sel = temp CS
    CS.base = temp CS SHL 4
    RSP.s = RSP + temp IMM
    RIP = temp RIP
    EXIT
RETF PROTECTED:
    IF (OPCODE == retf imm16)
        temp IMM = word-sized immediate specified in the instruction,
                   zero-extended to 64 bits
    ELSE // (OPCODE == retf)
        temp IMM = 0
    POP.v temp RIP
    POP.v temp CS
    temp CPL = temp CS.rpl
    IF (CPL==temp CPL)
    {
        CS = READ DESCRIPTOR (temp CS, iret chk)
        RSP.s = RSP + temp IMM
        IF ((64BIT MODE) && (temp RIP is non-canonical)
           || (!64BIT MODE) && (temp RIP > CS.limit))
           EXCEPTION [#GP(0)]
        RIP = temp RIP
        EXIT
    }
    ELSE // (CPL!=temp CPL)
    {
        RSP.s = RSP + temp IMM
        POP.v temp RSP
        POP.v temp SS
        CS = READ DESCRIPTOR (temp CS, iret chk)
```

CPL = temp CPL IF ((64BIT MODE) && (temp RIP is non-canonical) || (!64BIT MODE) && (temp RIP > CS.limit)) EXCEPTION [#GP(0)] SS = READ DESCRIPTOR (temp SS, ss chk) RSP.s = temp RSP + temp IMM IF (changing CPL) FOR (seg = ES, DS, FS, GS) IF ((seg.attr.dpl < CPL) && ((seg.attr.type == 'data')</pre> || (seg.attr.type == 'non-conforming-code'))) { seg = NULL // can't use lower dpl data segment at higher cpl } } RIP = temp RIP EXIT

#### **Related Instructions**

}

CALL (Near), CALL (Far), RET (Near)

#### **rFLAGS** Affected

None

Exception	Real		Protecte d	Cause of Exception
Segment not present, #NP (selector)			х	The return code segment was marked not present.
Stack, #SS X			Х	A memory address exceeded the stack segment limit or was non-canonical.
Stack, #SS (selector)			Х	The return stack segment was marked not present.
General protection, #GP	х	Х	Х	The target offset exceeded the code segment limit or was non-canonical.

Exception	Real		Protecte d	Cause of Exception
			Х	The return code selector was a null selector.
			Х	The return stack selector was a null selector and the return mode was non-64-bit mode or CPL was 3.
			Х	The return code or stack descriptor exceeded the descriptor table limit.
			х	The return code or stack selector's TI bit was set but the LDT selector was a null selector.
			х	The segment descriptor for the return code was not a code segment.
General protection,			Х	The RPL of the return code segment selector was less than the CPL.
#GP (selector)			х	The return code segment was non-conforming and the segment selector's DPL was not equal to the RPL of the code segment's segment selector.
			х	The return code segment was conforming and the segment selector's DPL was greater than the RPL of the code segment's segment selector.
			Х	The segment descriptor for the return stack was not a writable data segment.
			Х	The stack segment descriptor DPL was not equal to the RPL of the return code segment selector.
			Х	The stack segment selector RPL was not equal to the RPL of the return code segment selector.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned-memory reference was performed while alignment checking was enabled.

### ROL

# **Rotate Left**

Rotates the bits of a register or memory location (first operand) to the left (toward the more significant bit positions) by the number of bit positions in an unsigned immediate value or the CL register (second operand). The bits rotated out left are rotated back in at the right end (lsb) of the first operand location.

The processor masks the upper three bits of the count operand, thus restricting the count to a number between 0 and 31. When the destination is 64 bits wide, it masks the upper two bits of the count, providing a count in the range of 0 to 63.

After completing the rotation, the instruction sets the CF flag to the last bit rotated out (the lsb of the result). For 1-bit rotates, the instruction sets the OF flag to the logical xor of the CF bit (after the rotate) and the most significant bit of the result. When the rotate count is greater than 1, the OF flag is undefined. When the rotate count is 0, no flags are affected.

Mnemonic	Opcode	Description
ROL reg/mem8, 1	D0 /0	Rotate an 8-bit register or memory operand left 1 bit.
ROL reg/mem8, CL	D2 /0	Rotate an 8-bit register or memory operand left the number of bits specified in the CL register.
ROL reg/mem8, imm8	C0 /0 <i>ib</i>	Rotate an 8-bit register or memory operand left the number of bits specified by an 8-bit immediate value.
ROL reg/mem16, 1	D1 /0	Rotate a 16-bit register or memory operand left 1 bit.
ROL reg/mem16, CL	D3 /0	Rotate a 16-bit register or memory operand left the number of bits specified in the CL register.
ROL reg/mem16, imm8	C1 /0 <i>ib</i>	Rotate a 16-bit register or memory operand left the number of bits specified by an 8-bit immediate value.
ROL <i>reg/mem</i> 32, 1	D1 /0	Rotate a 32-bit register or memory operand left 1 bit.
ROL reg/mem32, CL	D3 /0	Rotate a 32-bit register or memory operand left the number of bits specified in the CL register.
ROL reg/mem32, imm8	C1 /0 <i>ib</i>	Rotate a 32-bit register or memory operand left the number of bits specified by an 8-bit immediate value.
ROL reg/mem64, 1	D1 /0	Rotate a 64-bit register or memory operand left 1 bit.
ROL reg/mem64, CL	D3 /0	Rotate a 64-bit register or memory operand left the number of bits specified in the CL register.
ROL reg/mem64, imm8	C1 /0 <i>ib</i>	Rotate a 64-bit register or memory operand left the number of bits specified by an 8-bit immediate value.

#### **Related Instructions**

RCL, RCR, ROR

#### rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
								М								М
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0
No	Note: Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.															

Exception	Real		Protecte d	Cause of Exception
Stack, #SS	x	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection,	х	Х	Х	A memory address exceeded a data segment limit or was non- canonical.
#GP			Х	The destination operand was in a non-writable segment.
			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		х	Х	An unaligned memory reference was performed while alignment checking was enabled.

# ROR

# **Rotate Right**

Rotates the bits of a register or memory location (first operand) to the right (toward the less significant bit positions) by the number of bit positions in an unsigned immediate value or the CL register (second operand). The bits rotated out right are rotated back in at the left end (the most significant bit) of the first operand location.

The processor masks the upper three bits of the count operand, thus restricting the count to a number between 0 and 31. When the destination is 64 bits wide, the processor masks the upper two bits of the count, providing a count in the range of 0 to 63.

After completing the rotation, the instruction sets the CF flag to the last bit rotated out (the most significant bit of the result). For 1-bit rotates, the instruction sets the OF flag to the logical xor of the two most significant bits of the result. When the rotate count is greater than 1, the OF flag is undefined. When the rotate count is 0, no flags are affected.

Mnemonic	Opcode	Description
ROR reg/mem8, 1	D0 /1	Rotate an 8-bit register or memory location right 1 bit.
ROR reg/mem8, CL	D2 /1	Rotate an 8-bit register or memory location right the number of bits specified in the CL register.
ROR reg/mem8, imm8	C0 /1 <i>ib</i>	Rotate an 8-bit register or memory location right the number of bits specified by an 8-bit immediate value.
ROR reg/mem16, 1	D1 /1	Rotate a 16-bit register or memory location right 1 bit.
ROR reg/mem16, CL	D3 /1	Rotate a 16-bit register or memory location right the number of bits specified in the CL register.
ROR reg/mem16, imm8	C1 /1 <i>ib</i>	Rotate a 16-bit register or memory location right the number of bits specified by an 8-bit immediate value.
ROR <i>reg/mem32</i> , 1	D1 /1	Rotate a 32-bit register or memory location right 1 bit.
ROR reg/mem32, CL	D3 /1	Rotate a 32-bit register or memory location right the number of bits specified in the CL register.
ROR reg/mem32, imm8	C1 /1 <i>ib</i>	Rotate a 32-bit register or memory location right the number of bits specified by an 8-bit immediate value.
ROR reg/mem64, 1	D1 /1	Rotate a 64-bit register or memory location right 1 bit.
ROR reg/mem64, CL	D3 /1	Rotate a 64-bit register or memory operand right the number of bits specified in the CL register.
ROR reg/mem64, imm8	C1 /1 <i>ib</i>	Rotate a 64-bit register or memory operand right the number of bits specified by an 8-bit immediate value.

#### **Related Instructions**

RCL, RCR, ROL

#### rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
								М								М
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0
No	Note: Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.															

Exception	Real		Protecte d	Cause of Exception			
Stack, #SS	x	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.			
General protection, #GP	х	Х	Х	A memory address exceeded a data segment limit or was r canonical.			
			Х	The destination operand was in a non-writable segment.			
			Х	A null data segment was used to reference memory.			
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.			
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.			

### RORX

# **Rotate Right Extended**

Rotates the bits of the source operand right (toward the least-significant bit) by the number of bit positions specified in an immediate operand and writes the result to the destination. Does not affect the arithmetic flags.

This instruction has three operands:

RORX dest, src, rot\_cnt

On each right-shift, the bit shifted out of the least-significant bit position is copied to the mostsignificant bit. This instruction performs a non-destructive operation; that is, the contents of the source operand are unaffected by the operation, unless the destination and source are the same generalpurpose register.

In 64-bit mode, the operand size is determined by the value of VEX.W. If VEX.W is 1, the operand size is 64 bits; if VEX.W is 0, the operand size is 32 bits. In 32-bit mode, VEX.W is ignored. 16-bit operands are not supported.

The destination (*dest*) is a general-purpose register and the source (*src*) is either a general-purpose register or a memory operand. The rotate count *rot\_cnt* is encoded in an immediate byte. When the operand size is 32, bits [7:5] of the immediate byte are ignored; when the operand size is 64, bits [7:6] of the immediate byte are ignored.

This instruction is a BMI2 instruction. Support for this instruction is indicated by CPUID  $Fn0000\_0007\_EBX\_x0[BMI2] = 1$ .

For more information on using the CPUID instruction, see the instruction reference page for the CPUID instruction on page 153. For a description of all feature flags related to instruction subset support, see Appendix D, "Instruction Subsets and CPUID Feature Flags," on page 519.

Mnemonic		Encoding			
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode	
RORX reg32, reg/mem32, imm8	C4	RXB.03	0.1111.0.11	F0 /r ib	
RORX reg64, reg/mem64, imm8	C4	RXB.03	1.1111.0.11	F0 /r ib	

#### **Related Instructions**

SARX, SHLX, SHRX

#### rFLAGS Affected

None.

		Мос	le					
Exception	Virtual Real 8086		Protected	Cause of Exception				
	Х	Х		BMI2 instructions are only recognized in protected mode.				
Invalid opcode, #UD			Х	BMI2 instructions are not supported, as indicated by CPUID Fn0000_0007_EBX_x0[BMI2] = 0.				
			Х	VEX.L is 1.				
Stack, #SS			Х	A memory address exceeded the stack segment limit or was non-canonical.				
General protection, #GP			х	A memory address exceeded a data segment limit or was non-canonical.				
			Х	A null data segment was used to reference memory.				
Page fault, #PF			Х	A page fault resulted from the execution of the instruction.				
Alignment check, #AC			Х	An unaligned memory reference was performed while alignment checking was enabled.				

# SAHF

# Store AH into Flags

Loads the SF, ZF, AF, PF, and CF flags of the EFLAGS register with values from the corresponding bits in the AH register (bits 7, 6, 4, 2, and 0, respectively). The instruction ignores bits 1, 3, and 5 of register AH; it sets those bits in the EFLAGS register to 1, 0, and 0, respectively.

The SAHF instruction can only be executed in 64-bit mode. Support for the instruction is implementation-dependent and is indicated by CPUID Fn8000\_0001\_ECX[LahfSahf] = 1.

For more information on using the CPUID instruction, see the instruction reference page for the CPUID instruction on page 153. For a description of all feature flags related to instruction subset support, see Appendix D, "Instruction Subsets and CPUID Feature Flags," on page 519.

Mnemonic	Opcode	Description
SAHF	9E	Loads the sign flag, the zero flag, the auxiliary flag, the parity flag, and the carry flag from the AH register into the lower 8 bits of the EFLAGS register.

### Related Instructions

LAHF

#### rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
												М	М	М	М	М
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0
No	te <sup>.</sup> Bit	s 31.2	2 15 5	3 and	11 are i	reserve	d A flag set to	o 1 or c	leared	to 0 is I	A (mod	lified) l	Inaffec	ted flad	ns are l	blank

**Note:** Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.

### Exceptions

Exception	Virtual 8086	Protecte d	Cause of Exception
Invalid opcode, #UD		Х	The SAHF instruction is not supported, as indicated by CPUID Fn8000_0001_ECX[LahfSahf] = 0.

SAHF

## SAL SHL

Shift Left

Shifts the bits of a register or memory location (first operand) to the left through the CF bit by the number of bit positions in an unsigned immediate value or the CL register (second operand). The instruction discards bits shifted out of the CF flag. For each bit shift, the SAL instruction clears the least-significant bit to 0. At the end of the shift operation, the CF flag contains the last bit shifted out of the first operand.

The processor masks the upper three bits of the count operand, thus restricting the count to a number between 0 and 31. When the destination is 64 bits wide, the processor masks the upper two bits of the count, providing a count in the range of 0 to 63.

The effect of this instruction is multiplication by powers of two.

For 1-bit shifts, the instruction sets the OF flag to the logical xor of the CF bit (after the shift) and the most significant bit of the result. When the shift count is greater than 1, the OF flag is undefined.

If the shift count is 0, no flags are modified.

SHL is an alias to the SAL instruction.

Mnemonic	Opcode	Description
SAL reg/mem8, 1	D0 /4	Shift an 8-bit register or memory location left 1 bit.
SAL reg/mem8, CL	D2 /4	Shift an 8-bit register or memory location left the number of bits specified in the CL register.
SAL reg/mem8, imm8	C0 /4 <i>ib</i>	Shift an 8-bit register or memory location left the number of bits specified by an 8-bit immediate value.
SAL reg/mem16, 1	D1 /4	Shift a 16-bit register or memory location left 1 bit.
SAL reg/mem16, CL	D3 /4	Shift a 16-bit register or memory location left the number of bits specified in the CL register.
SAL reg/mem16, imm8	C1 /4 <i>ib</i>	Shift a 16-bit register or memory location left the number of bits specified by an 8-bit immediate value.
SAL reg/mem32, 1	D1 /4	Shift a 32-bit register or memory location left 1 bit.
SAL reg/mem32, CL	D3 /4	Shift a 32-bit register or memory location left the number of bits specified in the CL register.
SAL reg/mem32, imm8	C1 /4 <i>ib</i>	Shift a 32-bit register or memory location left the number of bits specified by an 8-bit immediate value.
SAL reg/mem64, 1	D1 /4	Shift a 64-bit register or memory location left 1 bit.
SAL reg/mem64, CL	D3 /4	Shift a 64-bit register or memory location left the number of bits specified in the CL register.
SAL reg/mem64, imm8	C1 /4 <i>ib</i>	Shift a 64-bit register or memory location left the number of bits specified by an 8-bit immediate value.

Mnemonic	Opcode	Description
SHL reg/mem8, 1	D0 /4	Shift an 8-bit register or memory location by 1 bit.
SHL reg/mem8, CL	D2 /4	Shift an 8-bit register or memory location left the number of bits specified in the CL register.
SHL reg/mem8, imm8	C0 /4 <i>ib</i>	Shift an 8-bit register or memory location left the number of bits specified by an 8-bit immediate value.
SHL reg/mem16, 1	D1 /4	Shift a 16-bit register or memory location left 1 bit.
SHL reg/mem16, CL	D3 /4	Shift a 16-bit register or memory location left the number of bits specified in the CL register.
SHL reg/mem16, imm8	C1 /4 <i>ib</i>	Shift a 16-bit register or memory location left the number of bits specified by an 8-bit immediate value.
SHL reg/mem32, 1	D1 /4	Shift a 32-bit register or memory location left 1 bit.
SHL reg/mem32, CL	D3 /4	Shift a 32-bit register or memory location left the number of bits specified in the CL register.
SHL reg/mem32, imm8	C1 /4 <i>ib</i>	Shift a 32-bit register or memory location left the number of bits specified by an 8-bit immediate value.
SHL reg/mem64, 1	D1 /4	Shift a 64-bit register or memory location left 1 bit.
SHL reg/mem64, CL	D3 /4	Shift a 64-bit register or memory location left the number of bits specified in the CL register.
SHL reg/mem64, imm8	C1 /4 <i>ib</i>	Shift a 64-bit register or memory location left the number of bits specified by an 8-bit immediate value.

### **Related Instructions**

SAR, SHR, SHLD, SHRD

#### rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
								М				М	М	U	М	М
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0
No	Note: Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.															

24594—Rev. 3.21—October 2013

Exception	Real		Protecte d	Cause of Exception
Stack, #SS		Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection,	х	х	Х	A memory address exceeded a data segment limit or was non- canonical.
#GP			Х	The destination operand was in a non-writable segment.
			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		х	Х	An unaligned memory reference was performed while alignment checking was enabled.

# SAR

# Shift Arithmetic Right

Shifts the bits of a register or memory location (first operand) to the right through the CF bit by the number of bit positions in an unsigned immediate value or the CL register (second operand). The instruction discards bits shifted out of the CF flag. At the end of the shift operation, the CF flag contains the last bit shifted out of the first operand.

The SAR instruction does not change the sign bit of the target operand. For each bit shift, it copies the sign bit to the next bit, preserving the sign of the result.

The processor masks the upper three bits of the count operand, thus restricting the count to a number between 0 and 31. When the destination is 64 bits wide, the processor masks the upper two bits of the count, providing a count in the range of 0 to 63.

For 1-bit shifts, the instruction clears the OF flag to 0. When the shift count is greater than 1, the OF flag is undefined.

If the shift count is 0, no flags are modified.

Although the SAR instruction effectively divides the operand by a power of 2, the behavior is different from the IDIV instruction. For example, shifting -11 (FFFFF5h) by two bits to the right (that is, divide -11 by 4), gives a result of FFFFFFDh, or -3, whereas the IDIV instruction for dividing -11 by 4 gives a result of -2. This is because the IDIV instruction rounds off the quotient to zero, whereas the SAR instruction rounds off the remainder to zero for positive dividends and to negative infinity for negative dividends. So, for positive operands, SAR behaves like the corresponding IDIV instruction. For negative operands, it gives the same result if and only if all the shifted-out bits are zeroes; otherwise, the result is smaller by 1.

Mnemonic	Opcode	Description
SAR reg/mem8, 1	D0 /7	Shift a signed 8-bit register or memory operand right 1 bit.
SAR reg/mem8, CL	D2 /7	Shift a signed 8-bit register or memory operand right the number of bits specified in the CL register.
SAR reg/mem8, imm8	C0 /7 <i>ib</i>	Shift a signed 8-bit register or memory operand right the number of bits specified by an 8-bit immediate value.
SAR reg/mem16, 1	D1 /7	Shift a signed 16-bit register or memory operand right 1 bit.
SAR reg/mem16, CL	D3 /7	Shift a signed 16-bit register or memory operand right the number of bits specified in the CL register.
SAR reg/mem16, imm8	C1 /7 <i>ib</i>	Shift a signed 16-bit register or memory operand right the number of bits specified by an 8-bit immediate value.
SAR reg/mem32, 1	D1 /7	Shift a signed 32-bit register or memory location 1 bit.
SAR reg/mem32, CL	D3 /7	Shift a signed 32-bit register or memory location right the number of bits specified in the CL register.

Mnemonic	Opcode	Description
SAR reg/mem32, imm8	C1 /7 <i>ib</i>	Shift a signed 32-bit register or memory location right the number of bits specified by an 8-bit immediate value.
SAR reg/mem64, 1	D1 /7	Shift a signed 64-bit register or memory location right 1 bit.
SAR reg/mem64, CL	D3 /7	Shift a signed 64-bit register or memory location right the number of bits specified in the CL register.
SAR reg/mem64, imm8	C1 /7 <i>ib</i>	Shift a signed 64-bit register or memory location right the number of bits specified by an 8-bit immediate value.

#### **Related Instructions**

SAL, SHL, SHR, SHLD, SHRD

#### rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
								М				Μ	Μ	U	М	М
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0

Note: Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.

Exception	Real		Protecte d	Cause of Exception
Stack, #SS	х	Х	х	A memory address exceeded the stack segment limit or was non-canonical.
General protection,	X X		х	A memory address exceeded a data segment limit or was non- canonical.
#GP			Х	The destination operand was in a non-writable segment.
			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

## SARX

Shift Right Arithmetic Extended

Shifts the bits of the first source operand right (toward the least-significant bit) arithmetically by the number of bit positions specified in the second source operand and writes the result to the destination. Does not affect the arithmetic flags.

This instruction has three operands:

SARX dest, src, shft\_cnt

On each right-shift, the most-significant bit (the sign bit) is replicated. This instruction performs a nondestructive operation; that is, the contents of the source operand are unaffected by the operation, unless the destination and source are the same general-purpose register.

In 64-bit mode, the operand size is determined by the value of VEX.W. If VEX.W is 1, the operand size is 64 bits; if VEX.W is 0, the operand size is 32 bits. In 32-bit mode, VEX.W is ignored. 16-bit operands are not supported.

The destination (*dest*) is a general-purpose register and the first source (*src*) is either a general-purpose register or a memory operand. The second source operand *shft\_cnt* is a general-purpose register. When the operand size is 32, bits [31:5] of *shft\_cnt* are ignored; when the operand size is 64, bits [63:6] of *shft\_cnt* are ignored.

This instruction is a BMI2 instruction. Support for this instruction is indicated by CPUID  $Fn0000\_0007\_EBX\_x0[BMI2] = 1$ .

For more information on using the CPUID instruction, see the instruction reference page for the CPUID instruction on page 153. For a description of all feature flags related to instruction subset support, see Appendix D, "Instruction Subsets and CPUID Feature Flags," on page 519.

Mnemonic		Encoding						
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode				
SARX reg32, reg/mem32, reg32	C4	RXB.02	0. <u>src2</u> .0.10	F7 /r				
SARX reg64, reg/mem64, reg64	C4	RXB.02	1. <u>src2</u> .0.10	F7 /r				
Related Instructions								

RORX, SHLX, SHRX

#### rFLAGS Affected

None.

	Mode							
Exception	Virtual Real 8086 Protected			Cause of Exception				
	Х	Х		BMI2 instructions are only recognized in protected mode.				
Invalid opcode, #UD			Х	BMI2 instructions are not supported, as indicated by CPUID Fn0000_0007_EBX_x0[BMI2] = 0.				
			Х	VEX.L is 1.				
Stack, #SS			х	A memory address exceeded the stack segment limit or was non-canonical.				
General protection, #GP			х	A memory address exceeded a data segment limit or was non-canonical.				
•			Х	A null data segment was used to reference memory.				
Page fault, #PF			Х	A page fault resulted from the execution of the instruction.				
Alignment check, #AC			х	An unaligned memory reference was performed while alignment checking was enabled.				

### SBB

## Subtract with Borrow

Subtracts an immediate value or the value in a register or a memory location (second operand) from a register or a memory location (first operand), and stores the result in the first operand location. If the carry flag (CF) is 1, the instruction subtracts 1 from the result. Otherwise, it operates like SUB.

The SBB instruction sign-extends immediate value operands to the length of the first operand size.

This instruction evaluates the result for both signed and unsigned data types and sets the OF and CF flags to indicate a borrow in a signed or unsigned result, respectively. It sets the SF flag to indicate the sign of a signed result.

This instruction is useful for multibyte (multiword) numbers because it takes into account the borrow from a previous SUB instruction.

The forms of the SBB instruction that write to memory support the LOCK prefix. For details about the LOCK prefix, see "Lock Prefix" on page 11.

Mnemonic	Opcode	Description
SBB AL, imm8	1C <i>ib</i>	Subtract an immediate 8-bit value from the AL register with borrow.
SBB AX, imm16	1D <i>iw</i>	Subtract an immediate 16-bit value from the AX register with borrow.
SBB EAX, imm32	1D <i>id</i>	Subtract an immediate 32-bit value from the EAX register with borrow.
SBB RAX, imm32	1D <i>id</i>	Subtract a sign-extended immediate 32-bit value from the RAX register with borrow.
SBB reg/mem8, imm8	80 /3 ib	Subtract an immediate 8-bit value from an 8-bit register or memory location with borrow.
SBB reg/mem16, imm16	81 /3 <i>iw</i>	Subtract an immediate 16-bit value from a 16-bit register or memory location with borrow.
SBB reg/mem32, imm32	81 /3 <i>id</i>	Subtract an immediate 32-bit value from a 32-bit register or memory location with borrow.
SBB reg/mem64, imm32	81 /3 <i>id</i>	Subtract a sign-extended immediate 32-bit value from a 64-bit register or memory location with borrow.
SBB reg/mem16, imm8	83 /3 ib	Subtract a sign-extended 8-bit immediate value from a 16-bit register or memory location with borrow.
SBB reg/mem32, imm8	83 /3 ib	Subtract a sign-extended 8-bit immediate value from a 32-bit register or memory location with borrow.
SBB reg/mem64, imm8	83 /3 ib	Subtract a sign-extended 8-bit immediate value from a 64-bit register or memory location with borrow.
SBB reg/mem8, reg8	18 /r	Subtract the contents of an 8-bit register from an 8-bit register or memory location with borrow.
SBB reg/mem16, reg16	19 /r	Subtract the contents of a 16-bit register from a 16-bit register or memory location with borrow.
SBB reg/mem16, reg16	19 /r	Subtract the contents of a 16-bit register from a 16-bit register or memory location with borrow.

#### 24594—Rev. 3.21—October 2013

Mnemonic	Opcode	Description
SBB reg/mem32, reg32	19 /r	Subtract the contents of a 32-bit register from a 32-bit register or memory location with borrow.
SBB reg/mem64, reg64	19 /r	Subtract the contents of a 64-bit register from a 64-bit register or memory location with borrow.
SBB reg8, reg/mem8	1A /r	Subtract the contents of an 8-bit register or memory location from the contents of an 8-bit register with borrow.
SBB reg16, reg/mem16	1B /r	Subtract the contents of a 16-bit register or memory location from the contents of a 16-bit register with borrow.
SBB reg32, reg/mem32	1B /r	Subtract the contents of a 32-bit register or memory location from the contents of a 32-bit register with borrow.
SBB reg64, reg/mem64	1B /r	Subtract the contents of a 64-bit register or memory location from the contents of a 64-bit register with borrow.

#### **Related Instructions**

SUB, ADD, ADC

### rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
								М				М	М	М	М	М
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0

Note: Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.

Exception	Real		Protecte d	Cause of Exception
Stack, #SS	X	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection,	x	х	Х	A memory address exceeded a data segment limit or was non- canonical.
#GP			Х	The destination operand was in a non-writable segment.
			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

# Scan String

### SCAS SCASB SCASW SCASD SCASQ

Compares the AL, AX, EAX, or RAX register with the byte, word, doubleword, or quadword pointed to by ES:rDI, sets the status flags in the rFLAGS register according to the results, and then increments or decrements the rDI register according to the state of the DF flag in the rFLAGS register.

If the DF flag is 0, the instruction increments the rDI register; otherwise, it decrements it. The instruction increments or decrements the rDI register by 1, 2, 4, or 8, depending on the size of the operands.

The forms of the SCASx instruction with an explicit operand address the operand at ES:rDI. The explicit operand serves only to specify the size of the values being compared.

The no-operands forms of the instruction use the ES:rDI registers to point to the value to be compared. The mnemonic determines the size of the operands and the specific register containing the other comparison value.

For block comparisons, the SCASx instructions support the REPE or REPZ prefixes (they are synonyms) and the REPNE or REPNZ prefixes (they are synonyms). For details about the REP prefixes, see "Repeat Prefixes" on page 12. A SCASx instruction can also operate inside a loop controlled by the LOOP*cc* instruction.

Mnemonic	Opcode	Description
SCAS mem8	AE	Compare the contents of the AL register with the byte at ES:rDI, and then increment or decrement rDI.
SCAS mem16	AF	Compare the contents of the AX register with the word at ES:rDI, and then increment or decrement rDI.
SCAS mem32	AF	Compare the contents of the EAX register with the doubleword at ES:rDI, and then increment or decrement rDI.
SCAS mem64	AF	Compare the contents of the RAX register with the quadword at ES:rDI, and then increment or decrement rDI.
SCASB	AE	Compare the contents of the AL register with the byte at ES:rDI, and then increment or decrement rDI.
SCASW	AF	Compare the contents of the AX register with the word at ES:rDI, and then increment or decrement rDI.

Mnemonic	Opcode	Description
SCASD	AF	Compare the contents of the EAX register with the doubleword at ES:rDI, and then increment or decrement rDI.
SCASQ	AF	Compare the contents of the RAX register with the quadword at ES:rDI, and then increment or decrement rDI.

### **Related Instructions**

CMP, CMPS*x* 

### rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
								М				М	М	М	М	М
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0
No	Note: Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.															

Exception	Real		Protecte d	Cause of Exception
General protection,			Х	A null ES segment was used to reference memory.
#GP	х	Х	Х	A memory address exceeded the ES segment limit or was non-canonical.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

## SETcc

Set Byte on Condition

Checks the status flags in the rFLAGS register and, if the flags meet the condition specified in the mnemonic (*cc*), sets the value in the specified 8-bit memory location or register to 1. If the flags do not meet the specified condition, SET*cc* clears the memory location or register to 0.

Mnemonics with the A (above) and B (below) tags are intended for use when performing unsigned integer comparisons; those with G (greater) and L (less) tags are intended for use with signed integer comparisons.

Software typically uses the SET*cc* instructions to set logical indicators. Like the CMOV*cc* instructions (page 140), the SET*cc* instructions can replace two instructions—a conditional jump and a move. Replacing conditional jumps with conditional sets can help avoid branch-prediction penalties that may result from conditional jumps.

If the logical value "true" (logical one) is represented in a high-level language as an integer with all bits set to 1, software can accomplish such representation by first executing the opposite SET*cc* instruction—for example, the opposite of SETZ is SETNZ—and then decrementing the result.

A ModR/M byte is used to identify the operand. The *reg* field in the ModR/M byte is unused.

Mnemonic	Opcode	Description
SETO reg/mem8	0F 90 /0	Set byte if overflow (OF = 1).
SETNO reg/mem8	0F 91 /0	Set byte if not overflow (OF = 0).
SETB reg/mem8 SETC reg/mem8 SETNAE reg/mem8	0F 92 /0	Set byte if below (CF = 1). Set byte if carry (CF = 1). Set byte if not above or equal (CF = 1).
SETNB reg/mem8 SETNC reg/mem8 SETAE reg/mem8	0F 93 /0	Set byte if not below (CF = 0). Set byte if not carry (CF = 0). Set byte if above or equal (CF = 0).
SETZ reg/mem8 SETE reg/mem8	0F 94 /0	Set byte if zero (ZF = 1). Set byte if equal (ZF = 1).
SETNZ reg/mem8 SETNE reg/mem8	0F 95 /0	Set byte if not zero (ZF = 0). Set byte if not equal (ZF = 0).
SETBE reg/mem8 SETNA reg/mem8	0F 96 /0	Set byte if below or equal (CF = 1 or ZF = 1). Set byte if not above (CF = 1 or ZF = 1).
SETNBE reg/mem8 SETA reg/mem8	0F 97 /0	Set byte if not below or equal (CF = 0 and ZF = 0). Set byte if above (CF = 0 and ZF = 0).
SETS reg/mem8	0F 98 /0	Set byte if sign (SF = 1).
SETNS reg/mem8	0F 99 /0	Set byte if not sign (SF = 0).
SETP reg/mem8 SETPE reg/mem8	0F 9A /0	Set byte if parity (PF = 1). Set byte if parity even (PF = 1).
SETNP reg/mem8 SETPO reg/mem8	0F 9B /0	Set byte if not parity (PF = 0). Set byte if parity odd (PF = 0).

Mnemonic	Opcode	Description
SETL reg/mem8 SETNGE reg/mem8	0F 9C /0	Set byte if less (SF <> OF). Set byte if not greater or equal (SF <> OF).
SETNL reg/mem8 SETGE reg/mem8	0F 9D /0	Set byte if not less (SF = OF). Set byte if greater or equal (SF = OF).
SETLE reg/mem8 SETNG reg/mem8	0F 9E /0	Set byte if less or equal (ZF = 1 or SF <> OF). Set byte if not greater (ZF = 1 or SF <> OF).
SETNLE reg/mem8 SETG reg/mem8	0F 9F /0	Set byte if not less or equal (ZF = 0 and SF = OF). Set byte if greater (ZF = 0 and SF = OF).

### **Related Instructions**

None

### rFLAGS Affected

None

Exception	Real		Protecte d	Cause of Exception
Stack, #SS	x	х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection,	x	х	Х	A memory address exceeded a data segment limit or was non- canonical.
#GP			Х	The destination operand was in a non-writable segment.
			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

## SFENCE

## Store Fence

Acts as a barrier to force strong memory ordering (serialization) between store instructions preceding the SFENCE and store instructions that follow the SFENCE. Stores to differing memory types, or within the WC memory type, may become visible out of program order; the SFENCE instruction ensures that the system completes all previous stores in such a way that they are globally visible before executing subsequent stores. This includes emptying the store buffer and all write-combining buffers.

The SFENCE instruction is weakly-ordered with respect to load instructions, data and instruction prefetches, and the LFENCE instruction. Speculative loads initiated by the processor, or specified explicitly using cache-prefetch instructions, can be reordered around an SFENCE.

In addition to store instructions, SFENCE is strongly ordered with respect to other SFENCE instructions, MFENCE instructions, and serializing instructions. Further details on the use of MFENCE to order accesses among differing memory types may be found in *AMD64 Architecture Programmer's Manual Volume 2: System Programming*, section 7.4 "Memory Types" on page 172.

The SFENCE instruction is an SSE1 instruction. Support for SSE1 instructions is indicated by CPUID Fn0000\_0001\_EDX[SSE] = 1.

For more information on using the CPUID instruction, see the instruction reference page for the CPUID instruction on page 153. For a description of all feature flags related to instruction subset support, see Appendix D, "Instruction Subsets and CPUID Feature Flags," on page 519.

Mnemonic	Opcode	Description
SFENCE	0F AE F8	Force strong ordering of (serialized) store operations.

#### **Related Instructions**

LFENCE, MFENCE

### rFLAGS Affected

None

Exception		Virtual 8086	Protecte d	Cause of Exception
Invalid Opcode, #UD	х	х	х	The SSE instructions are not supported, as indicated by EDX bit 25 of CPUID function 0000_0001h; and the AMD extensions to MMX are not supported, as indicated by EDX bit 22 of CPUID function 8000_0001h.

## SHL

Shift Left

This instruction is synonymous with the SAL instruction. For information, see "SAL SHL" on page 291.

## SHLD

# Shift Left Double

Shifts the bits of a register or memory location (first operand) to the left by the number of bit positions in an unsigned immediate value or the CL register (third operand), and shifts in a bit pattern (second operand) from the right. At the end of the shift operation, the CF flag contains the last bit shifted out of the first operand.

The processor masks the upper three bits of the count operand, thus restricting the count to a number between 0 and 31. When the destination is 64 bits wide, the processor masks the upper two bits of the count, providing a count in the range of 0 to 63. If the masked count is greater than the operand size, the result in the destination register is undefined.

If the shift count is 0, no flags are modified.

If the count is 1 and the sign of the operand being shifted changes, the instruction sets the OF flag to 1. If the count is greater than 1, OF is undefined.

Mnemonic	Opcode	Description
SHLD reg/mem16, reg16, imm8	0F A4 /r ib	Shift bits of a 16-bit destination register or memory operand to the left the number of bits specified in an 8-bit immediate value, while shifting in bits from the second operand.
SHLD reg/mem16, reg16, CL	0F A5 /r	Shift bits of a 16-bit destination register or memory operand to the left the number of bits specified in the CL register, while shifting in bits from the second operand.
SHLD reg/mem32, reg32, imm8	0F A4 /r ib	Shift bits of a 32-bit destination register or memory operand to the left the number of bits specified in an 8-bit immediate value, while shifting in bits from the second operand.
SHLD reg/mem32, reg32, CL	0F A5 /r	Shift bits of a 32-bit destination register or memory operand to the left the number of bits specified in the CL register, while shifting in bits from the second operand.
SHLD reg/mem64, reg64, imm8	0F A4 <i>/r ib</i>	Shift bits of a 64-bit destination register or memory operand to the left the number of bits specified in an 8-bit immediate value, while shifting in bits from the second operand.
SHLD reg/mem64, reg64, CL	0F A5 /r	Shift bits of a 64-bit destination register or memory operand to the left the number of bits specified in the CL register, while shifting in bits from the second operand.

### **Related Instructions**

SHRD, SAL, SAR, SHR, SHL

### rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
								М				М	М	U	М	М
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0

**Note:** Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.

Exception	Real		Protecte d	Cause of Exception
Stack, #SS	x	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection,	х	х	х	A memory address exceeded a data segment limit or was non- canonical.
#GP			Х	The destination operand was in a non-writable segment.
			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

## SHLX

Shift Left Logical Extended

Shifts the bits of the first source operand left (toward the most-significant bit) by the number of bit positions specified in the second source operand and writes the result to the destination. Does not affect the arithmetic flags.

This instruction has three operands:

SHLX dest, src, shft\_cnt

On each left-shift, a zero is shifted into the least-significant bit position. This instruction performs a non-destructive operation; that is, the contents of the source operand are unaffected by the operation, unless the destination and source are the same general-purpose register.

In 64-bit mode, the operand size is determined by the value of VEX.W. If VEX.W is 1, the operand size is 64 bits; if VEX.W is 0, the operand size is 32 bits. In 32-bit mode, VEX.W is ignored. 16-bit operands are not supported.

The destination (*dest*) is a general-purpose register and the first source (*src*) is either a general-purpose register or a memory operand. The second source operand *shft\_cnt* is a general-purpose register. When the operand size is 32, bits [31:5] of *shft\_cnt* are ignored; when the operand size is 64, bits [63:6] of *shft\_cnt* are ignored.

This instruction is a BMI2 instruction. Support for this instruction is indicated by CPUID  $Fn0000\_0007\_EBX\_x0[BMI2] = 1$ .

For more information on using the CPUID instruction, see the instruction reference page for the CPUID instruction on page 153. For a description of all feature flags related to instruction subset support, see Appendix D, "Instruction Subsets and CPUID Feature Flags," on page 519.

Mnemonic		Enco	ding	
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode
SHLX reg32, reg/mem32, reg32	C4	RXB.02	0. <u>src2</u> .0.01	F7 /r
SHLX reg64, reg/mem64, reg64	C4	RXB.02	1. <u>src2</u> .0.01	F7 /r
Related Instructions				

RORX, SARX, SHRX

#### **rFLAGS** Affected

None.

	Mode			
Exception	Real	Virtual 8086	Protected	Cause of Exception
	Х	Х		BMI2 instructions are only recognized in protected mode.
Invalid opcode, #UD			Х	BMI2 instructions are not supported, as indicated by CPUID Fn0000_0007_EBX_x0[BMI2] = 0.
			Х	VEX.L is 1.
Stack, #SS			х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP			х	A memory address exceeded a data segment limit or was non-canonical.
•			Х	A null data segment was used to reference memory.
Page fault, #PF			Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC			х	An unaligned memory reference was performed while alignment checking was enabled.

### SHR

# Shift Right

Shifts the bits of a register or memory location (first operand) to the right through the CF bit by the number of bit positions in an unsigned immediate value or the CL register (second operand). The instruction discards bits shifted out of the CF flag. At the end of the shift operation, the CF flag contains the last bit shifted out of the first operand.

For each bit shift, the instruction clears the most-significant bit to 0.

The effect of this instruction is unsigned division by powers of two.

The processor masks the upper three bits of the count operand, thus restricting the count to a number between 0 and 31. When the destination is 64 bits wide, the processor masks the upper two bits of the count, providing a count in the range of 0 to 63.

For 1-bit shifts, the instruction sets the OF flag to the most-significant bit of the original value. If the count is greater than 1, the OF flag is undefined.

If the shift count is 0, no flags are modified.

Mnemonic	Opcode	Description
SHR reg/mem8, 1	D0 /5	Shift an 8-bit register or memory operand right 1 bit.
SHR reg/mem8, CL	D2 /5	Shift an 8-bit register or memory operand right the number of bits specified in the CL register.
SHR reg/mem8, imm8	C0 /5 ib	Shift an 8-bit register or memory operand right the number of bits specified by an 8-bit immediate value.
SHR reg/mem16, 1	D1 /5	Shift a 16-bit register or memory operand right 1 bit.
SHR reg/mem16, CL	D3 /5	Shift a 16-bit register or memory operand right the number of bits specified in the CL register.
SHR reg/mem16, imm8	C1 /5 <i>ib</i>	Shift a 16-bit register or memory operand right the number of bits specified by an 8-bit immediate value.
SHR <i>reg/mem32</i> , 1	D1 /5	Shift a 32-bit register or memory operand right 1 bit.
SHR reg/mem32, CL	D3 /5	Shift a 32-bit register or memory operand right the number of bits specified in the CL register.
SHR reg/mem32, imm8	C1 /5 <i>ib</i>	Shift a 32-bit register or memory operand right the number of bits specified by an 8-bit immediate value.
SHR reg/mem64, 1	D1 /5	Shift a 64-bit register or memory operand right 1 bit.
SHR reg/mem64, CL	D3 /5	Shift a 64-bit register or memory operand right the number of bits specified in the CL register.
SHR reg/mem64, imm8	C1 /5 <i>ib</i>	Shift a 64-bit register or memory operand right the number of bits specified by an 8-bit immediate value.

#### **Related Instructions**

SHL, SAL, SAR, SHLD, SHRD

#### rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
								М				М	Μ	U	Μ	М
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0

**Note:** Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.

		Virtual	Protecte	
Exception	Real	8086	d	Cause of Exception
Stack, #SS	х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection,	х	Х	Х	A memory address exceeded a data segment limit or was non- canonical.
#GP			Х	The destination operand was in a non-writable segment.
			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

### SHRD

# Shift Right Double

Shifts the bits of a register or memory location (first operand) to the right by the number of bit positions in an unsigned immediate value or the CL register (third operand), and shifts in a bit pattern (second operand) from the left. At the end of the shift operation, the CF flag contains the last bit shifted out of the first operand.

The processor masks the upper three bits of the count operand, thus restricting the count to a number between 0 and 31. When the destination is 64 bits wide, the processor masks the upper two bits of the count, providing a count in the range of 0 to 63. If the masked count is greater than the operand size, the result in the destination register is undefined.

If the shift count is 0, no flags are modified.

If the count is 1 and the sign of the value being shifted changes, the instruction sets the OF flag to 1. If the count is greater than 1, the OF flag is undefined.

Mnemonic	Opcode	Description
SHRD reg/mem16, reg16, imm8	0F AC /r ib	Shift bits of a 16-bit destination register or memory operand to the right the number of bits specified in an 8-bit immediate value, while shifting in bits from the second operand.
SHRD reg/mem16, reg16, CL	0F AD /r	Shift bits of a 16-bit destination register or memory operand to the right the number of bits specified in the CL register, while shifting in bits from the second operand.
SHRD reg/mem32, reg32, imm8	0F AC <i>/r ib</i>	Shift bits of a 32-bit destination register or memory operand to the right the number of bits specified in an 8-bit immediate value, while shifting in bits from the second operand.
SHRD reg/mem32, reg32, CL	0F AD /r	Shift bits of a 32-bit destination register or memory operand to the right the number of bits specified in the CL register, while shifting in bits from the second operand.
SHRD reg/mem64, reg64, imm8	0F AC /r ib	Shift bits of a 64-bit destination register or memory operand to the right the number of bits specified in an 8-bit immediate value, while shifting in bits from the second operand.
SHRD reg/mem64, reg64, CL	0F AD /r	Shift bits of a 64-bit destination register or memory operand to the right the number of bits specified in the CL register, while shifting in bits from the second operand.

#### Related Instructions

SHLD, SHR, SHL, SAR, SAL

### rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
								М				М	М	U	М	М
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0

Note: Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.

Exception	Real	Virtual 8086	Protected	Cause of Exception
Stack, #SS	Stack, #SS X X X		Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection,	х	х	х	A memory address exceeded a data segment limit or was non- canonical.
#GP			Х	The destination operand was in a non-writable segment.
			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		х	х	An unaligned memory reference was performed while alignment checking was enabled.

## SHRX

Shift Right Logical Extended

Shifts the bits of the first source operand right (toward the least-significant bit) by the number of bit positions specified in the second source operand and writes the result to the destination. Does not affect the arithmetic flags.

This instruction has three operands:

SHRX dest, src, shft\_cnt

On each right-shift, a zero is shifted into the most-significant bit position. This instruction performs a non-destructive operation; that is, the contents of the source operand are unaffected by the operation, unless the destination and source are the same general-purpose register.

In 64-bit mode, the operand size is determined by the value of VEX.W. If VEX.W is 1, the operand size is 64 bits; if VEX.W is 0, the operand size is 32 bits. In 32-bit mode, VEX.W is ignored. 16-bit operands are not supported.

The destination (*dest*) is a general-purpose register and the first source (*src*) is either a general-purpose register or a memory operand. The second source operand *shft\_cnt* is a general-purpose register. When the operand size is 32, bits [31:5] of *shft\_cnt* are ignored; when the operand size is 64, bits [63:6] of *shft\_cnt* are ignored.

This instruction is a BMI2 instruction. Support for this instruction is indicated by CPUID  $Fn0000\_0007\_EBX\_x0[BMI2] = 1$ .

For more information on using the CPUID instruction, see the instruction reference page for the CPUID instruction on page 153. For a description of all feature flags related to instruction subset support, see Appendix D, "Instruction Subsets and CPUID Feature Flags," on page 519.

Mnemonic	Encoding								
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode					
SHRX reg32, reg/mem32, reg32	C4	RXB.02	0. <u>src2</u> .0.11	F7 /r					
SHRX reg64, reg/mem64, reg64	C4	RXB.02	1. <u>src2</u> .0.11	F7 /r					
Related Instructions									

RORX, SARX, SHLX

#### **rFLAGS** Affected

None.

		Мос	le					
Exception	Virtual Real 8086		Protected	Cause of Exception				
	Х	Х		BMI2 instructions are only recognized in protected mode.				
Invalid opcode, #UD			Х	BMI2 instructions are not supported, as indicated by CPUID Fn0000_0007_EBX_x0[BMI2] = 0.				
			Х	VEX.L is 1.				
Stack, #SS			х	A memory address exceeded the stack segment limit or was non-canonical.				
General protection, #GP			х	A memory address exceeded a data segment limit or was non-canonical.				
•			Х	A null data segment was used to reference memory.				
Page fault, #PF			Х	A page fault resulted from the execution of the instruction.				
Alignment check, #AC			х	An unaligned memory reference was performed while alignment checking was enabled.				

### SLWPCB Store Lightweight Profiling Control Block Address

Flushes Lightweight Profiling (LWP) state to memory and returns the current effective address of the Lightweight Profiling Control Block (LWPCB) in the specified register. The LWPCB address returned is truncated to 32 bits if the operand size is 32.

If LWP is not currently enabled, SLWPCB sets the specified register to zero.

The flush operation stores the internal event counters for active events and the current ring buffer head pointer into the LWPCB. If there is an unwritten event record pending, it is written to the event ring buffer.

The LWP\_CBADDR MSR holds the linear address of the current LWPCB. If the contents of LWP\_CBADDR is not zero, the value returned in the specified register is an effective address that is calculated by subtracting the current DS.Base address from the linear address kept in LWP\_CBADDR. Note that if DS has changed between the time LLWPCB was executed and the time SLWPCB is executed, this might result in an address that is not currently accessible by the application.

SLWPCB generates an invalid opcode exception (#UD) if the machine is not in protected mode or if LWP is not available.

It is possible to execute SLWPCB when the CPL != 3 or when SMM is active, but if the LWPCB pointer is not zero, system software must ensure that the LWPCB and the entire ring buffer are properly mapped into writable memory in order to avoid a #PF fault. Using SLWPCB in these situations is not recommended.

See the discussion of lightweight profiling in Volume 2, Chapter 13 for more information on the use of the LLWPCB, SLWPCB, LWPINS, and LWPVAL instructions.

The SLWPCB instruction is implemented if LWP is supported on a processor. Support for LWP is indicated by CPUID Fn8000\_0001\_ECX[LWP] = 1.

For more information on using the CPUID instruction, see the instruction reference page for the CPUID instruction on page 153. For a description of all feature flags related to instruction subset support, see Appendix D, "Instruction Subsets and CPUID Feature Flags," on page 519.

#### Instruction Encoding

Mnemonic	Mnemonic					
	ХОР	RXB.map_select	W.vvvv.L.pp	Opcode		
SLWPCB reg32	8F	RXB.09	0.1111.0.00	12 /1		
SLWPCB reg64	8F	RXB.09	1.1111.0.00	12 /1		

ModRM.reg augments the opcode and is assigned the value 001b. ModRM.r/m (augmented by XOP.R) specifies the register in which to put the LWPCB address. ModRM.mod must be 11b.

### **Related Instructions**

LLWPCB, LWPINS, LWPVAL

#### rFLAGS Affected

None

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode,	х	Х	х	The SLWPCB instruction is not supported, as indicated by CPUID Fn8000_0001_ECX[LWP] = 0.
#UD	Х	Х		The system is not in protected mode.
			Х	LWP is not available, or mod != 11b, or vvvv != 1111b.
Dogo foult #DE			Х	A page fault resulted from reading or writing the LWPCB.
Page fault, #PF			Х	A page fault resulted from flushing an event to the ring buffer.

AMD64 Technology

# STC

# Set Carry Flag

Sets the carry flag (CF) in the rFLAGS register to one.

Mnemonic	Opcode	Description
STC	F9	Set the carry flag (CF) to one.

### **Related Instructions**

CLC, CMC

### rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
																1
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0
No	<i>Note:</i> Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.															

### Exceptions

None

## STD

# Set Direction Flag

Set the direction flag (DF) in the rFLAGS register to 1. If the DF flag is 0, each iteration of a string instruction increments the data pointer (index registers rSI or rDI). If the DF flag is 1, the string instruction decrements the pointer. Use the CLD instruction before a string instruction to make the data pointer increment.

Mnemonic	Opcode	Description
STD	FD	Set the direction flag (DF) to one.

#### **Related Instructions**

CLD, INSx, LODSx, MOVSx, OUTSx, SCASx, STOSx, CMPSx

#### rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
									1							
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0
No	Note: Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.															

### Exceptions

None

## **Store String**

### STOS STOSB STOSW STOSD STOSQ

Copies a byte, word, doubleword, or quadword from the AL, AX, EAX, or RAX registers to the memory location pointed to by ES:rDI and increments or decrements the rDI register according to the state of the DF flag in the rFLAGS register.

If the DF flag is 0, the instruction increments the pointer; otherwise, it decrements the pointer. It increments or decrements the pointer by 1, 2, 4, or 8, depending on the size of the value being copied.

The forms of the STOS*x* instruction with an explicit operand use the operand only to specify the type (size) of the value being copied.

The no-operands forms specify the type (size) of the value being copied with the mnemonic.

The STOS*x* instructions support the REP prefixes. For details about the REP prefixes, see "Repeat Prefixes" on page 12. The STOS*x* instructions can also operate inside a LOOP*cc* instruction.

Mnemonic	Opcode	Description
STOS mem8	AA	Store the contents of the AL register to ES:rDI, and then increment or decrement rDI.
STOS mem16	AB	Store the contents of the AX register to ES:rDI, and then increment or decrement rDI.
STOS mem32	AB	Store the contents of the EAX register to ES:rDI, and then increment or decrement rDI.
STOS mem64	AB	Store the contents of the RAX register to ES:rDI, and then increment or decrement rDI.
STOSB	AA	Store the contents of the AL register to ES:rDI, and then increment or decrement rDI.
STOSW	AB	Store the contents of the AX register to ES:rDI, and then increment or decrement rDI.
STOSD	AB	Store the contents of the EAX register to ES:rDI, and then increment or decrement rDI.
STOSQ	AB	Store the contents of the RAX register to ES:rDI, and then increment or decrement rDI.

### **Related Instructions**

LODSx, MOVSx

### rFLAGS Affected

None

Exception	Real		Protecte d	Cause of Exception
General protection,	х	Х	Х	A memory address exceeded the ES segment limit or was non-canonical.
#GP			Х	The ES segment was a non-writable segment.
			Х	A null ES segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

## SUB

# Subtract

Subtracts an immediate value or the value in a register or memory location (second operand) from a register or a memory location (first operand) and stores the result in the first operand location. An immediate value is sign-extended to the length of the first operand.

This instruction evaluates the result for both signed and unsigned data types and sets the OF and CF flags to indicate a borrow in a signed or unsigned result, respectively. It sets the SF flag to indicate the sign of a signed result.

The forms of the SUB instruction that write to memory support the LOCK prefix. For details about the LOCK prefix, see "Lock Prefix" on page 11.

Mnemonic	Opcode	Description
SUB AL, imm8	2C ib	Subtract an immediate 8-bit value from the AL register and store the result in AL.
SUB AX, imm16	2D iw	Subtract an immediate 16-bit value from the AX register and store the result in AX.
SUB EAX, imm32	2D id	Subtract an immediate 32-bit value from the EAX register and store the result in EAX.
SUB RAX, imm32	2D id	Subtract a sign-extended immediate 32-bit value from the RAX register and store the result in RAX.
SUB reg/mem8, imm8	80 /5 ib	Subtract an immediate 8-bit value from an 8-bit destination register or memory location.
SUB reg/mem16, imm16	81 /5 <i>iw</i>	Subtract an immediate 16-bit value from a 16-bit destination register or memory location.
SUB reg/mem32, imm32	81 /5 id	Subtract an immediate 32-bit value from a 32-bit destination register or memory location.
SUB reg/mem64, imm32	81 /5 id	Subtract a sign-extended immediate 32-bit value from a 64-bit destination register or memory location.
SUB reg/mem16, imm8	83 /5 ib	Subtract a sign-extended immediate 8-bit value from a 16-bit register or memory location.
SUB reg/mem32, imm8	83 /5 ib	Subtract a sign-extended immediate 8-bit value from a 32-bit register or memory location.
SUB reg/mem64, imm8	83 /5 ib	Subtract a sign-extended immediate 8-bit value from a 64-bit register or memory location.
SUB reg/mem8, reg8	28 /r	Subtract the contents of an 8-bit register from an 8-bit destination register or memory location.
SUB reg/mem16, reg16	29 /r	Subtract the contents of a 16-bit register from a 16-bit destination register or memory location.
SUB reg/mem32, reg32	29 /r	Subtract the contents of a 32-bit register from a 32-bit destination register or memory location.
SUB reg/mem64, reg64	29 /r	Subtract the contents of a 64-bit register from a 64-bit destination register or memory location.
SUB reg/mem8, imm8 SUB reg/mem16, imm16 SUB reg/mem32, imm32 SUB reg/mem64, imm32 SUB reg/mem16, imm8 SUB reg/mem32, imm8 SUB reg/mem64, imm8 SUB reg/mem64, imm8	80 /5 ib 81 /5 iw 81 /5 id 81 /5 id 83 /5 ib 83 /5 ib 28 /r 29 /r 29 /r	<ul> <li>Subtract a sign-extended immediate 32-bit value from the RAX register and store the result in RAX.</li> <li>Subtract an immediate 8-bit value from an 8-bit destination register or memory location.</li> <li>Subtract an immediate 16-bit value from a 16-bit destination register or memory location.</li> <li>Subtract an immediate 32-bit value from a 32-bit destination register or memory location.</li> <li>Subtract a sign-extended immediate 32-bit value from a 64-bit destination register or memory location.</li> <li>Subtract a sign-extended immediate 8-bit value from a 16-bit register or memory location.</li> <li>Subtract a sign-extended immediate 8-bit value from a 16-bit register or memory location.</li> <li>Subtract a sign-extended immediate 8-bit value from a 32-bit register or memory location.</li> <li>Subtract a sign-extended immediate 8-bit value from a 64-bit register or memory location.</li> <li>Subtract a sign-extended immediate 8-bit value from a 64-bit register or memory location.</li> <li>Subtract the contents of an 8-bit register from an 8-bit destination register or memory location.</li> <li>Subtract the contents of a 16-bit register from a 16-bit destination register or memory location.</li> <li>Subtract the contents of a 32-bit register from a 32-bit destination register or memory location.</li> <li>Subtract the contents of a 32-bit register from a 46-bit destination register or memory location.</li> </ul>

Opcode	Description			
2A /r	Subtract the contents of an 8-bit register or memory operand from an 8-bit destination register.			
2B /r	Subtract the contents of a 16-bit register or memory operand from a 16-bit destination register.			
2B /r	Subtract the contents of a 32-bit register or memory operand from a 32-bit destination register.			
2B /r	Subtract the contents of a 64-bit register or memory operand from a 64-bit destination register.			
	2A /r 2B /r 2B /r			

### **Related Instructions**

ADC, ADD, SBB

#### **rFLAGS** Affected

М	1		М	М	М	М	М
:12 11	1 10 9	8	7	6	4	2	0
	:12 1'	:12 11 10 9	:12 11 10 9 8	:12     11     10     9     8     7	:12     11     10     9     8     7     6	11     10     9     8     7     6     4	

Note: Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.

Exception	Real		Protecte d	Cause of Exception
Stack, #SS	х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	х	х	Х	A memory address exceeded a data segment limit or was non- canonical.
			Х	The destination operand was in a non-writable segment.
			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

## T1MSKC

**Inverse Mask From Trailing Ones** 

Finds the least significant zero bit in the source operand, clears all bits below that bit to 0, sets all other bits to 1 (including the found bit) and writes the result to the destination. If the least significant bit of the source operand is 0, the destination is written with all ones.

This instruction has two operands:

```
T1MSKC dest, src
```

In 64-bit mode, the operand size is determined by the value of XOP.W. If XOP.W is 1, the operand size is 64-bit; if XOP.W is 0, the operand size is 32-bit. In 32-bit mode, XOP.W is ignored. 16-bit operands are not supported.

The destination (dest) is a general purpose register.

The source operand (src) is a general purpose register or a memory operand.

The T1MSKC instruction effectively performs a bit-wise logical or of the inverse of the source operand and the result of incrementing the source operand by 1 and stores the result to the destination register:

```
add tmp1, src, 1
not tmp2, src
or dest, tmp1, tmp2
```

The value of the carry flag of rFLAGs is generated by the add pseudo-instruction and the remaining arithmetic flags are generated by the or pseudo-instruction.

The T1MSKC instruction is a TBM instruction. Support for this instruction is indicated by CPUID Fn8000\_0001\_ECX[TBM] = 1.

For more information on using the CPUID instruction, see the instruction reference page for the CPUID instruction on page 153. For a description of all feature flags related to instruction subset support, see Appendix D, "Instruction Subsets and CPUID Feature Flags," on page 519.

Mnemonic	Encoding				
	ХОР	RXB.map_select	W.vvvv.L.pp	Opcode	
T1MSKC reg32, reg/mem32	8F	RXB.09	0.dest.0.00	01 /7	
T1MSKC reg64, reg/mem64	8F	RXB.09	1.dest.0.00	01 /7	

#### **Related Instructions**

ANDN, BEXTR, BLCFILL, BLCI, BLCIC, BLCMSK, BLCS, BLSFILL, BLSI, BLSIC, BLSR, BLSMSK, BSF, BSR, LZCNT, POPCNT, TZMSK, TZCNT

#### rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	10	PL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
									0				М	М	U	U	Μ
21	20	19	18	17	16	14	13	12	11	10	9	8	7	6	4	2	0

Note: Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.

Exception	Real	Virtual 8086	Protected	Cause of Exception
	Х	Х		TBM instructions are only recognized in protected mode.
Invalid opcode, #UD			Х	TBM instructions are not supported, as indicated by CPUID Fn8000_0001_ECX[TBM] = 0.
			Х	XOP.L is 1.
Stack, #SS			Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP			Х	A memory address exceeded a data segment limit or was non-canonical.
•			Х	A null data segment was used to reference memory.
Page fault, #PF			Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC			х	An unaligned memory reference was performed while alignment checking was enabled.

# TEST

### **Test Bits**

Performs a bit-wise logical and on the value in a register or memory location (first operand) with an immediate value or the value in a register (second operand) and sets the flags in the rFLAGS register based on the result.

This instruction has two operands:

TEST dest, src

While the AND instruction changes the contents of the destination and the flag bits, the TEST instruction changes only the flag bits.

Mnemonic	Opcode	Description
TEST AL, imm8	A8 <i>ib</i>	and an immediate 8-bit value with the contents of the AL register and set rFLAGS to reflect the result.
TEST AX, imm16	A9 <i>iw</i>	and an immediate 16-bit value with the contents of the AX register and set rFLAGS to reflect the result.
TEST EAX, imm32	A9 id	and an immediate 32-bit value with the contents of the EAX register and set rFLAGS to reflect the result.
TEST RAX, imm32	A9 id	and a sign-extended immediate 32-bit value with the contents of the RAX register and set rFLAGS to reflect the result.
TEST reg/mem8, imm8	F6 /0 <i>ib</i>	and an immediate 8-bit value with the contents of an 8-bit register or memory operand and set rFLAGS to reflect the result.
TEST reg/mem16, imm16	F7 /0 <i>iw</i>	and an immediate 16-bit value with the contents of a 16-bit register or memory operand and set rFLAGS to reflect the result.
TEST reg/mem32, imm32	F7 /0 id	and an immediate 32-bit value with the contents of a 32-bit register or memory operand and set rFLAGS to reflect the result.
TEST reg/mem64, imm32	F7 /0 id	and a sign-extended immediate32-bit value with the contents of a 64-bit register or memory operand and set rFLAGS to reflect the result.
TEST reg/mem8, reg8	84 /r	and the contents of an 8-bit register with the contents of an 8-bit register or memory operand and set rFLAGS to reflect the result.
TEST reg/mem16, reg16	85 /r	and the contents of a 16-bit register with the contents of a 16-bit register or memory operand and set rFLAGS to reflect the result.
TEST reg/mem32, reg32	85 /r	and the contents of a 32-bit register with the contents of a 32-bit register or memory operand and set rFLAGS to reflect the result.
TEST reg/mem64, reg64	85 /r	and the contents of a 64-bit register with the contents of a 64-bit register or memory operand and set rFLAGS to reflect the result.

#### **Related Instructions**

AND, CMP

### rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
								0				М	М	U	М	0
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0

Note: Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.

Exception	Real		Protecte d	Cause of Exception
Stack, #SS	x	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection,	х	Х	Х	A memory address exceeded a data segment limit or was non- canonical.
#GP			Х	The destination operand was in a non-writable segment.
			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

# TZCNT

# **Count Trailing Zeros**

Counts the number of trailing zero bits in the 16-, 32-, or 64-bit general purpose register or memory source operand. Counting starts upward from the least significant bit and stops when the lowest bit having a value of 1 is encountered or when the most significant bit is encountered. The count is written to the destination register.

If the input operand is zero, CF is set to 1 and the size (in bits) of the input operand is written to the destination register. Otherwise, CF is cleared.

If the least significant bit is a one, the ZF flag is set to 1 and zero is written to the destination register. Otherwise, ZF is cleared.

TZCNT is a BMI instruction. Support for BMI instructions is indicated by CPUID  $Fn0000\_0007\_EBX\_x0[BMI] = 1$ . If the TZCNT instruction is not available, the encoding is treated as the BSF instruction. Software *must* check the CPUID bit once per program or library initialization before using the TZCNT instruction or inconsistent behavior may result.

For more information on using the CPUID instruction, see the instruction reference page for the CPUID instruction on page 153. For a description of all feature flags related to instruction subset support, see Appendix D, "Instruction Subsets and CPUID Feature Flags," on page 519.

Mnemoni	с	Opcode	Description
TZCNT	reg16, reg/mem16	F3 0F BC /r	Count the number of trailing zeros in reg/mem16.
TZCNT	reg32, reg/mem32	F3 0F BC /r	Count the number of trailing zeros in reg/mem32.
TZCNT	reg64, reg/mem64	F3 0F BC /r	Count the number of trailing zeros in reg/mem64.

#### **Related Instructions**

ANDN, BEXTR, BLCI, BLCIC, BLCMSK, BLCS, BLSFILL, BLSI, BLSIC, BLSR, BLSMSK, BSF, BSR, LZCNT, POPCNT, T1MSKC, TZMSK

#### rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
								U				U	М	U	U	М
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0
No			-	2 0 0 0	-			1.050	-	-	-	'	-	ted flor		

Undefined flags are U.

		Мос	de					
Exception	Virtual Real 8086 Protec			Cause of Exception				
Stack, #SS	x	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.				
General protection, #GP	x	х	Х	A memory address exceeded a data segment limit or was non-canonical.				
			Х	A null data segment was used to reference memory.				
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.				
Alignment check, #AC		Х	х	An unaligned memory reference was performed while alignment checking was enabled.				

# TZMSK

# Mask From Trailing Zeros

Finds the least significant one bit in the source operand, sets all bits below that bit to 1, clears all other bits to 0 (including the found bit) and writes the result to the destination. If the least significant bit of the source operand is 1, the destination is written with all zeros.

This instruction has two operands:

TZMSK dest, src

In 64-bit mode, the operand size is determined by the value of XOP.W. If XOP.W is 1, the operand size is 64-bit; if XOP.W is 0, the operand size is 32-bit. In 32-bit mode, XOP.W is ignored. 16-bit operands are not supported.

The destination (dest) is a general purpose register.

The source operand (*src*) is a general purpose register or a memory operand.

The TZMSK instruction effectively performs a bit-wise logical and of the negation of the source operand and the result of subtracting 1 from the source operand, and stores the result to the destination register:

```
sub tmp1, src, 1
not tmp2, src
and dest, tmp1, tmp2
```

The value of the carry flag of rFLAGs is generated by the sub pseudo-instruction and the remaining arithmetic flags are generated by the and pseudo-instruction.

The TZMSK instruction is a TBM instruction. Support for this instruction is indicated by CPUID  $Fn8000\_0001\_ECX[TBM] = 1$ .

For more information on using the CPUID instruction, see the instruction reference page for the CPUID instruction on page 153. For a description of all feature flags related to instruction subset support, see Appendix D, "Instruction Subsets and CPUID Feature Flags," on page 519.

Mnemonic		Enc	oding	
	ХОР	RXB.map_select	W.vvvv.L.pp	Opcode
TZMSK reg32, reg/mem32	8F	RXB.09	0.dest.0.00	01 /4
TZMSK reg64, reg/mem64	8F	RXB.09	1.dest.0.00	01 /4

### **Related Instructions**

ANDN, BEXTR, BLCFILL, BLCI, BLCIC, BLCMSK, BLCS, BLSFILL, BLSI, BLSIC, BLSR, BLSMSK, BSF, BSR, LZCNT, POPCNT, T1MSKC, TZCNT

### rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
								0				М	М	U	U	М
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0

Note: Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.

Exception	Real	Virtual 8086	Protected	Cause of Exception
	Х	Х		TBM instructions are only recognized in protected mode.
Invalid opcode, #UD			Х	TBM instructions are not supported, as indicated by CPUID Fn8000_0001_ECX[TBM] = 0.
			Х	XOP.L is 1.
Stack, #SS			Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP			Х	A memory address exceeded a data segment limit or was non-canonical.
•			Х	A null data segment was used to reference memory.
Page fault, #PF			Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC			х	An unaligned memory reference was performed while alignment checking was enabled.

# WRFSBASE WRGSBASE

### Write FS.base Write GS.base

Writes the base field of the FS or GS segment descriptor with the value contained in the register operand. When supported and enabled, these instructions can be executed at any processor privilege level. Instructions are only defined in 64-bit mode. The address written to the base field must be in canonical form or a #GP fault will occur.

System software must set the FSGSBASE bit (bit 16) of CR4 to enable the WRFSBASE and WRGSBASE instructions.

Support for this instruction is indicated by CPUID Fn0000\_0007\_EBX\_x0[FSGSBASE] = 1.

For more information on using the CPUID instruction, see the instruction reference page for the CPUID instruction on page 153. For a description of all feature flags related to instruction subset support, see Appendix D, "Instruction Subsets and CPUID Feature Flags," on page 519.

Mnemonic	Opcode	Description
WRFSBASE reg32	F3 0F AE /2	Copy the contents of the specified 32-bit general- purpose register to the lower 32 bits of FS.base.
WRFSBASE reg64	F3 0F AE /2	Copy the contents of the specified 64-bit general- purpose register to FS.base.
WRGSBASE reg32	F3 0F AE /3	Copy the contents of the specified 32-bit general- purpose register to the lower 32 bits of GS.base.
WRGSBASE reg64	F3 0F AE /3	Copy the contents of the specified 64-bit general- purpose register to GS.base.

#### **Related Instructions**

RDFSBASE, RDGSBASE

#### rFLAGS Affected

None.

Exception	Legacy	Compat- ibility	Cause of Exception	
	x	Х		Instruction is not valid in compatibility or legacy modes.
#UD			Х	Instruction not supported as indicated by CPUID Fn0000_0007_EBX_x0[FSGSBASE] = 0 or, if supported, not enabled in CR4.
#GP			Х	Attempt to write non-canonical address to segment base address.

# XADD

# Exchange and Add

Exchanges the contents of a register (second operand) with the contents of a register or memory location (first operand), computes the sum of the two values, and stores the result in the first operand location.

The forms of the XADD instruction that write to memory support the LOCK prefix. For details about the LOCK prefix, see "Lock Prefix" on page 11.

Mnemonic	Opcode	Description
XADD reg/mem8, reg8	0F C0 /r	Exchange the contents of an 8-bit register with the contents of an 8-bit destination register or memory operand and load their sum into the destination.
XADD reg/mem16, reg16	0F C1 /r	Exchange the contents of a 16-bit register with the contents of a 16-bit destination register or memory operand and load their sum into the destination.
XADD reg/mem32, reg32	0F C1 /r	Exchange the contents of a 32-bit register with the contents of a 32-bit destination register or memory operand and load their sum into the destination.
XADD reg/mem64, reg64	0F C1 /r	Exchange the contents of a 64-bit register with the contents of a 64-bit destination register or memory operand and load their sum into the destination.

### **Related Instructions**

None

### rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
								М				М	М	М	Μ	М
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0
No	Note: Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.															

Exception	Real		Protecte d	Cause of Exception
Stack, #SS	A memory address exceeded the stack segment limit or was non-canonical.			
General protection,	х	х	Х	A memory address exceeded a data segment limit or was non- canonical.
#GP			Х	The destination operand was in a non-writable segment.
			Х	A null data segment was used to reference memory.
Page fault, #PF X X		Х	A page fault resulted from the execution of the instruction.	
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

# **XCHG**

# Exchange

Exchanges the contents of the two operands. The operands can be two general-purpose registers or a register and a memory location. If either operand references memory, the processor locks automatically, whether or not the LOCK prefix is used and independently of the value of IOPL. For details about the LOCK prefix, see "Lock Prefix" on page 11.

The x86 architecture commonly uses the XCHG EAX, EAX instruction (opcode 90h) as a one-byte NOP. In 64-bit mode, the processor treats opcode 90h as a true NOP only if it would exchange rAX with itself. Without this special handling, the instruction would zero-extend the upper 32 bits of RAX, and thus it would not be a true no-operation. Opcode 90h can still be used to exchange rAX and r8 if the appropriate REX prefix is used.

This special handling does not apply to the two-byte ModRM form of the XCHG instruction.

Mnemonic	Opcode	Description
XCHG AX, reg16	90 + <i>rw</i>	Exchange the contents of the AX register with the contents of a 16-bit register.
XCHG reg16, AX	90 + <i>rw</i>	Exchange the contents of a 16-bit register with the contents of the AX register.
XCHG EAX, reg32	90 +rd	Exchange the contents of the EAX register with the contents of a 32-bit register.
XCHG reg32, EAX	90 +rd	Exchange the contents of a 32-bit register with the contents of the EAX register.
XCHG RAX, reg64	90 + <i>rq</i>	Exchange the contents of the RAX register with the contents of a 64-bit register.
XCHG reg64, RAX	90 +rq	Exchange the contents of a 64-bit register with the contents of the RAX register.
XCHG reg/mem8, reg8	86 /r	Exchange the contents of an 8-bit register with the contents of an 8-bit register or memory operand.
XCHG reg8, reg/mem8	86 /r	Exchange the contents of an 8-bit register or memory operand with the contents of an 8-bit register.
XCHG reg/mem16, reg16	87 /r	Exchange the contents of a 16-bit register with the contents of a 16-bit register or memory operand.
XCHG reg16, reg/mem16	87 /r	Exchange the contents of a 16-bit register or memory operand with the contents of a 16-bit register.
XCHG reg/mem32, reg32	87 /r	Exchange the contents of a 32-bit register with the contents of a 32-bit register or memory operand.
XCHG reg32, reg/mem32	87 /r	Exchange the contents of a 32-bit register or memory operand with the contents of a 32-bit register.
XCHG reg/mem64, reg64	87 /r	Exchange the contents of a 64-bit register with the contents of a 64-bit register or memory operand.
XCHG reg64, reg/mem64	87 /r	Exchange the contents of a 64-bit register or memory operand with the contents of a 64-bit register.

### **Related Instructions**

BSWAP, XADD

### rFLAGS Affected

None

Exception	Real		Protecte d	Cause of Exception		
Stack, #SS     X     X     X     A memory address exceeded the stack segment limit non-canonical.						
	х	Х	Х	A memory address exceeded a data segment limit or was non- canonical.		
General protection, #GP			Х	The source or destination operand was in a non-writable segment.		
			Х	A null data segment was used to reference memory.		
Page fault, #PF	A page fault resulted from the execution of the instruction.					
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.		

# XLAT XLATB

# **Translate Table Index**

Uses the unsigned integer in the AL register as an offset into a table and copies the contents of the table entry at that location to the AL register.

The instruction uses *seg*:[rBX] as the base address of the table. The value of *seg* defaults to the DS segment, but may be overridden by a segment prefix.

This instruction writes AL without changing RAX[63:8]. This instruction ignores operand size.

The single-operand form of the XLAT instruction uses the operand to document the segment and address size attribute, but it uses the base address specified by the rBX register.

This instruction is often used to translate data from one format (such as ASCII) to another (such as EBCDIC).

Mnemonic	Opcode	Description
XLAT mem8	D7	Set AL to the contents of DS:[rBX + unsigned AL].
XLATB	D7	Set AL to the contents of DS:[rBX + unsigned AL].

#### **Related Instructions**

None

#### **rFLAGS** Affected

None

Exception	Real		Protecte d	Cause of Exception
Stack, #SS	A memory address exceeded the stack segment limit or was non-canonical.			
General protection, #GP	x	Х	Х	A memory address exceeded a data segment limit or was non- canonical.
#61			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

# XOR

# Logical Exclusive OR

Performs a bit-wise logical xor operation on both operands and stores the result in the first operand location. The first operand can be a register or memory location. The second operand can be an immediate value, a register, or a memory location. XOR-ing a register with itself clears the register.

The forms of the XOR instruction that write to memory support the LOCK prefix. For details about the LOCK prefix, see "Lock Prefix" on page 11.

The instruction performs the following operation for each bit:

X	Y	X xor Y
0	0	0
0	1	1
1	0	1
1	1	0

Mnemonic	Opcode	Description
XOR AL, imm8	34 <i>ib</i>	xor the contents of AL with an immediate 8-bit operand and store the result in AL.
XOR AX, imm16	35 <i>iw</i>	xor the contents of AX with an immediate 16-bit operand and store the result in AX.
XOR EAX, imm32	35 id	xor the contents of EAX with an immediate 32-bit operand and store the result in EAX.
XOR RAX, imm32	35 id	xor the contents of RAX with a sign-extended immediate 32-bit operand and store the result in RAX.
XOR reg/mem8, imm8	80 /6 <i>ib</i>	xor the contents of an 8-bit destination register or memory operand with an 8-bit immediate value and store the result in the destination.
XOR reg/mem16, imm16	81 /6 <i>iw</i>	xor the contents of a 16-bit destination register or memory operand with a 16-bit immediate value and store the result in the destination.
XOR reg/mem32, imm32	81 /6 <i>id</i>	xor the contents of a 32-bit destination register or memory operand with a 32-bit immediate value and store the result in the destination.
XOR reg/mem64, imm32	81 /6 <i>id</i>	xor the contents of a 64-bit destination register or memory operand with a sign-extended 32-bit immediate value and store the result in the destination.
XOR reg/mem16, imm8	83 /6 ib	xor the contents of a 16-bit destination register or memory operand with a sign-extended 8-bit immediate value and store the result in the destination.

#### 24594—Rev. 3.21—October 2013

Mnemonic	Opcode	Description
XOR reg/mem32, imm8	83 /6 ib	xor the contents of a 32-bit destination register or memory operand with a sign-extended 8-bit immediate value and store the result in the destination.
XOR reg/mem64, imm8	83 /6 ib	xor the contents of a 64-bit destination register or memory operand with a sign-extended 8-bit immediate value and store the result in the destination.
XOR reg/mem8, reg8	30 /r	xor the contents of an 8-bit destination register or memory operand with the contents of an 8-bit register and store the result in the destination.
XOR reg/mem16, reg16	31 /r	xor the contents of a 16-bit destination register or memory operand with the contents of a 16-bit register and store the result in the destination.
XOR reg/mem32, reg32	31 /r	xor the contents of a 32-bit destination register or memory operand with the contents of a 32-bit register and store the result in the destination.
XOR reg/mem64, reg64	31 /r	xor the contents of a 64-bit destination register or memory operand with the contents of a 64-bit register and store the result in the destination.
XOR reg8, reg/mem8	32 /r	xor the contents of an 8-bit destination register with the contents of an 8-bit register or memory operand and store the results in the destination.
XOR reg16, reg/mem16	33 /r	xor the contents of a 16-bit destination register with the contents of a 16-bit register or memory operand and store the results in the destination.
XOR reg32, reg/mem32	33 /r	xor the contents of a 32-bit destination register with the contents of a 32-bit register or memory operand and store the results in the destination.
XOR reg64, reg/mem64	33 /r	xor the contents of a 64-bit destination register with the contents of a 64-bit register or memory operand and store the results in the destination.

#### **Related Instructions**

OR, AND, NOT, NEG

### rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
								0				М	М	U	М	0
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0
No	Note:       Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.															

Exception	Real		Protecte d	Cause of Exception
Stack, #SS	х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection,	х	х	х	A memory address exceeded a data segment limit or was non- canonical.
#GP			Х	The destination operand was in a non-writable segment.
			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

# 4 System Instruction Reference

This chapter describes the function, mnemonic syntax, opcodes, affected flags, and possible exceptions generated by the system instructions. System instructions are used to establish the processor operating mode, access processor resources, handle program and system errors, manage memory, and instantiate a virtual machine. Most of these instructions can only be executed by privileged software, such as the operating system or a Virtual Machine Monitor (VMM), also known as a hypervisor. Only system instructions can access certain processor resources, such as the control registers, model-specific registers, and debug registers.

Most system instructions are supported in all hardware implementations of the AMD64 architecture. The table below lists instructions that may not be supported on a given processor implementation. System software must execute the CPUID instruction using the function number listed to determine support prior to using these instructions.

-		
Instruction	CPUID Feature Bit	Register[Bit]
Long Mode and Long Mode instructions	CPUID Fn8000_0001_EDX[LM]	EDX[29]
MONITOR, MWAIT	CPUID Fn0000_0001_ECX[MONITOR]	ECX[3]
RDMSR, WRMSR	CPUID Fn0000_0001_EDX[MSR]	EDX[5]
RDTSCP	CPUID Fn8000_0001_EDX[RDTSCP]	EDX[27]
SKINIT, STGI	CPUID Fn8000_0001_ECX[SKINIT]	ECX[12]
SVM Architecture and instructions	CPUID Fn8000_0001_ECX[SVM]	ECX[2]
SYSCALL, SYSRET	CPUID Fn8000_0001_EDX[SysCallSysRet]	EDX[11]
SYSENTER, SYSEXIT	CPUID Fn0000_0001_EDX[SysEnterSysExit]	EDX[11]

 Table 4-1.
 System Instruction Support Indicated by CPUID Feature Bits

There are also several other CPUID feature bits that indicate support for certain paging functions, virtual-mode extensions, machine-check exceptions, advanced programmable interrupt control (APIC), memory-type range registers (MTRRs), etc.

For more information on using the CPUID instruction, see the reference page for the CPUID instruction on page 153. For a comprehensive list of all instruction support feature flags, see Appendix D, "Instruction Subsets and CPUID Feature Flags," on page 519. For a comprehensive list of all defined CPUID feature numbers and return values, see Appendix E, "Obtaining Processor Information Via the CPUID Instruction," on page 589.

For further information about the system instructions and register resources, see:

- "System-Management Instructions" in Volume 2.
- "Summary of Registers and Data Types" on page 38.

- "Notation" on page 52.
- "Instruction Prefixes" on page 5.

### ARPL

# **Adjust Requestor Privilege Level**

Compares the requestor privilege level (RPL) fields of two segment selectors in the source and destination operands of the instruction. If the RPL field of the destination operand is less than the RPL field of the segment selector in the source register, then the zero flag is set and the RPL field of the destination operand is increased to match that of the source operand. Otherwise, the destination operand remains unchanged and the zero flag is cleared.

The destination operand can be either a 16-bit register or memory location; the source operand must be a 16-bit register.

The ARPL instruction is intended for use by operating-system procedures to adjust the RPL of a segment selector that has been passed to the operating system by an application program to match the privilege level of the application program. The segment selector passed to the operating system is placed in the destination operand and the segment selector for the code segment of the application program is placed in the source operand. The RPL field in the source operand represents the privilege level of the application program. The ARPL instruction then insures that the RPL of the segment selector received by the operating system is no lower than the privilege level of the application program.

See "Adjusting Access Rights" in Volume 2, for more information on access rights.

In 64-bit mode, this opcode (63H) is used for the MOVSXD instruction.

Mnemonic	Opcode	Description
ARPL reg/mem16, reg16	63 /r	Adjust the RPL of a destination segment selector to a level not less than the RPL of the segment selector specified in the 16-bit source register. (Invalid in 64-bit mode.)

#### **Related Instructions**

LAR, LSL, VERR, VERW

#### **rFLAGS** Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
													М			
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0
No	Note: Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to one or cleared to zero is M (modified). Unaffected flags are blank. Undefined flags are U.															

Exception	Real		Protecte d	Cause of Exception
Invalid opcode, #UD	Х	Х		This instruction is only recognized in protected legacy and compatibility mode.
Stack, #SS			Х	A memory address exceeded the stack segment limit.
			Х	A memory address exceeded a data segment limit.
General protection, #GP			Х	The destination operand was in a non-writable segment.
			Х	A null segment selector was used to reference memory.
Page fault, #PF			Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC			Х	An unaligned memory reference was performed while alignment checking was enabled.

# CLGI

# **Clear Global Interrupt Flag**

Clears the global interrupt flag (GIF). While GIF is zero, all external interrupts are disabled.

This is a Secure Virtual Machine instruction. Support for the SVM architecture and the SVM instructions is indicated by CPUID  $Fn8000_0001\_ECX[SVM] = 1$ . For more information on using the CPUID instruction, see the reference page for the CPUID instruction on page 153.

This instruction generates a #UD exception if SVM is not enabled. See "Enabling SVM" in AMD64 Architecture Programmer's Manual Volume-2: System Instructions, order# 24593.

Mnemonic	Opcode	Description
CLGI	0F 01 DD	Clears the global interrupt flag (GIF).

#### **Related Instructions**

STGI

### rFLAGS Affected

None.

Exception	Real	Virtual 8086	Protected	Cause of Exception
	x	Х	Х	The SVM instructions are not supported as indicated by CPUID Fn8000_0001_ECX[SVM] = 0.
Invalid opcode, #UD			Х	Secure Virtual Machine was not enabled (EFER.SVME=0).
	Х	Х		Instruction is only recognized in protected mode.
General protection, #GP			Х	CPL was not zero.

# CLI

# **Clear Interrupt Flag**

Clears the interrupt flag (IF) in the rFLAGS register to zero, thereby masking external interrupts received on the INTR input. Interrupts received on the non-maskable interrupt (NMI) input are not affected by this instruction.

In real mode, this instruction clears IF to 0.

In protected mode and virtual-8086-mode, this instruction is IOPL-sensitive. If the CPL is less than or equal to the rFLAGS.IOPL field, the instruction clears IF to 0.

In protected mode, if IOPL < 3, CPL = 3, and protected mode virtual interrupts are enabled (CR4.PVI = 1), then the instruction instead clears rFLAGS.VIF to 0. If none of these conditions apply, the processor raises a general-purpose exception (#GP). For more information, see "Protected Mode Virtual Interrupts" in Volume 2.

In virtual-8086 mode, if IOPL < 3 and the virtual-8086-mode extensions are enabled (CR4.VME = 1), the CLI instruction clears the virtual interrupt flag (rFLAGS.VIF) to 0 instead.

See "Virtual-8086 Mode Extensions" in Volume 2 for more information about IOPL-sensitive instructions.

Mnemonic	Opcode	Description
CLI	FA	Clear the interrupt flag (IF) to zero.

### Action

```
IF (CPL <= IOPL)
RFLAGS.IF = 0
```

ELSE

EXCEPTION[#GP(0)]

#### **Related Instructions**

STI

#### rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
		М								М						
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0
No	Note: Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to one or cleared to zero is M (modified). Unaffected flags are															

**Note:** Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to one or cleared to zero is M (modified). Unaffected flags are blank. Undefined flags are U.

Exception	Real		Protecte d	Cause of Exception
General protection,		Х		The CPL was greater than the IOPL and virtual mode extensions are not enabled (CR4.VME = 0).
#GP			х	The CPL was greater than the IOPL and either the CPL was not 3 or protected mode virtual interrupts were not enabled $(CR4.PVI = 0)$ .

# CLTS

Clear Task-Switched Flag in CR0

Clears the task-switched (TS) flag in the CR0 register to 0. The processor sets the TS flag on each task switch. The CLTS instruction is intended to facilitate the synchronization of FPU context saves during multitasking operations.

This instruction can only be used if the current privilege level is 0.

See "System-Control Registers" in Volume 2 for more information on FPU synchronization and the TS flag.

Mnemonic	Opcode	Description
CLTS	0F 06	Clear the task-switched (TS) flag in CR0 to 0.

#### **Related Instructions**

LMSW, MOV CR*n* 

#### rFLAGS Affected

None

Exception	Real	Virtual 8086	Protected	Cause of Exception
General protection, #GP		Х	Х	CPL was not 0.

# HLT

Halt

Causes the microprocessor to halt instruction execution and enter the HALT state. Entering the HALT state puts the processor in low-power mode. Execution resumes when an unmasked hardware interrupt (INTR), non-maskable interrupt (NMI), system management interrupt (SMI), RESET, or INIT occurs.

If an INTR, NMI, or SMI is used to resume execution after a HLT instruction, the saved instruction pointer points to the instruction following the HLT instruction.

Before executing a HLT instruction, hardware interrupts should be enabled. If rFLAGS.IF = 0, the system will remain in a HALT state until an NMI, SMI, RESET, or INIT occurs.

If an SMI brings the processor out of the HALT state, the SMI handler can decide whether to return to the HALT state or not. See *Volume 2: System Programming*, for information on SMIs.

Current privilege level must be 0 to execute this instruction.

Mnemonic	Opcode	Description
HLT	F4	Halt instruction execution.

#### **Related Instructions**

STI, CLI

### rFLAGS Affected

None

Exception	Real		Protecte d	Cause of Exception
General protection, #GP		Х	Х	CPL was not 0.

### INT 3

# Interrupt to Debug Vector

Calls the debug exception handler. This instruction maps to a 1-byte opcode (CC) that raises a #BP exception. The INT 3 instruction is normally used by debug software to set instruction breakpoints by replacing the first byte of the instruction opcode bytes with the INT 3 opcode.

This one-byte INT 3 instruction behaves differently from the two-byte INT 3 instruction (opcode CD 03) (see "INT" in Chapter 3 "General Purpose Instructions" for further information) in two ways:

The #BP exception is handled without any IOPL checking in virtual x86 mode. (IOPL mismatches will not trigger an exception.)

• In VME mode, the #BP exception is not redirected via the interrupt redirection table. (Instead, it is handled by a protected mode handler.)

Mnemonic	Opcode	Description
INT 3	CC	Trap to debugger at Interrupt 3.

For complete descriptions of the steps performed by INT instructions, see the following:

- Legacy-Mode Interrupts: "Legacy Protected-Mode Interrupt Control Transfers" in Volume 2.
- Long-Mode Interrupts: "Long-Mode Interrupt Control Transfers" in Volume 2.

### Action

```
// Refer to INT instruction's Action section for the details on INT_N_REAL,
// INT_N_PROTECTED, and INT_N_VIRTUAL_TO_PROTECTED.
INT3_START:
If (REAL_MODE)
INT_N_REAL //N = 3
ELSEIF (PROTECTED_MODE)
INT_N_PROTECTED //N = 3
ELSE // VIRTUAL_MODE
INT_N_VIRTUAL_TO_PROTECTED //N = 3
```

### **Related Instructions**

INT, INTO, IRET

#### 24594—Rev. 3.21—October 2013

### rFLAGS Affected

If a task switch occurs, all flags are modified; otherwise, setting are as follows:

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
			М	0	0	М				М	0					
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0

**Note:** Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to one or cleared to zero is M (modified). Unaffected flags are blank. Undefined flags are U.

			Protecte	
Exception	Real	8086	d	Cause of Exception
Breakpoint, #BP	Х	Х	Х	INT 3 instruction was executed.
		х	Х	As part of a stack switch, the target stack segment selector or rSP in the TSS that was beyond the TSS limit.
		х	х	As part of a stack switch, the target stack segment selector in the TSS was beyond the limit of the GDT or LDT descriptor table.
Invalid TSS, #TS (selector)		х	Х	As part of a stack switch, the target stack segment selector in the TSS was a null selector.
		Х	х	As part of a stack switch, the target stack segment selector's TI bit was set, but the LDT selector was a null selector.
		х	Х	As part of a stack switch, the target stack segment selector in the TSS contained a RPL that was not equal to its DPL.
		х	х	As part of a stack switch, the target stack segment selector in the TSS contained a DPL that was not equal to the CPL of the code segment selector.
		х	Х	As part of a stack switch, the target stack segment selector in the TSS was not a writable segment.
Segment not present, #NP (selector)		х	Х	The accessed code segment, interrupt gate, trap gate, task gate, or TSS was not present.
Stack, #SS	х	х	Х	A memory address exceeded the stack segment limit or was non-canonical.
Stack, #SS		х	х	After a stack switch, a memory address exceeded the stack segment limit or was non-canonical and a stack switch occurred.
(selector)		х	х	As part of a stack switch, the SS register was loaded with a non-null segment selector and the segment was marked not present.
General protection,	Х	х	Х	A memory address exceeded the data segment limit or was non-canonical.
#GP	х	Х	Х	The target offset exceeded the code segment limit or was non-canonical.

Exception	Real		Protecte d	Cause of Exception
-	Х	Х	Х	The interrupt vector was beyond the limit of IDT.
		х	х	The descriptor in the IDT was not an interrupt, trap, or task gate in legacy mode or not a 64-bit interrupt or trap gate in long mode.
		Х	Х	The DPL of the interrupt, trap, or task gate descriptor was less than the CPL.
General protection,		Х	Х	The segment selector specified by the interrupt or trap gate had its TI bit set, but the LDT selector was a null selector.
#GP (selector)		х	Х	The segment descriptor specified by the interrupt or trap gate exceeded the descriptor table limit or was a null selector.
		х	х	The segment descriptor specified by the interrupt or trap gate was not a code segment in legacy mode, or not a 64-bit code segment in long mode.
			х	The DPL of the segment specified by the interrupt or trap gate was greater than the CPL.
		Х		The DPL of the segment specified by the interrupt or trap gate pointed was not 0 or it was a conforming segment.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

### INVD

# **Invalidate Caches**

Invalidates all levels of cache associated with this processor. This may or may not include lower level caches associated with another processor that shares any level of this processor's cache hierarchy.

No data is written back to main memory from invalidating the caches.

CPUID Fn8000\_001D\_EDX[WBINVD]\_xN indicates the behavior of the processor at various levels of the cache hierarchy. If the feature bit is 0, the instruction causes the invalidation of all lower level caches of other processors sharing the designated level of cache. If the feature bit is 1, the instruction does not necessarily cause the invalidation of all lower level caches of other processors sharing the designated level of caches of other processors sharing the designated level of caches of other processors sharing the invalidation of all lower level caches of other processors sharing the designated level of cache. See Appendix E, "Obtaining Processor Information Via the CPUID Instruction," on page 589 for more information on using the CPUID function.

This is a privileged instruction. The current privilege level (CPL) of a procedure invalidating the processor's internal caches must be 0.

To insure that data is written back to memory prior to invalidating caches, use the WBINVD instruction.

This instruction does not invalidate TLB caches.

INVD is a serializing instruction.

Mnemonic	Opcode	Description
INVD	0F 08	Invalidate internal caches and trigger external cache invalidations.

#### **Related Instructions**

WBINVD, CLFLUSH

#### rFLAGS Affected

None

Exception	Real		Protecte d	Cause of Exception
General protection, #GP		Х	Х	CPL was not 0.

### INVLPG

# Invalidate TLB Entry

Invalidates the TLB entry that would be used for the 1-byte memory operand.

This instruction invalidates the TLB entry, regardless of the G (Global) bit setting in the associated PDE or PTE entry and regardless of the page size (4 Kbytes, 2 Mbytes, 4 Mbytes, or 1 Gbyte). It may invalidate any number of additional TLB entries, in addition to the targeted entry.

INVLPG is a serializing instruction and a privileged instruction. The current privilege level must be to execute this instruction.

See "Page Translation and Protection" in Volume 2 for more information on page translation.

Mnemonic	Opcode	Description
INVLPG mem8	0F 01 /7	Invalidate the TLB entry for the page containing a specified memory location.

#### **Related Instructions**

INVLPGA, MOV CRn (CR3 and CR4)

#### rFLAGS Affected

None

Exception	Real		Protecte d	Cause of Exception
General protection, #GP		Х	Х	CPL was not 0.

# INVLPGA Invalidate TLB Entry in a Specified ASID

Invalidates the TLB mapping for a given virtual page and a given ASID. The virtual address is specified in the implicit register operand rAX. The portion of RAX used to form the address is determined by the effective address size. The ASID is taken from ECX.

The INVLPGA instruction may invalidate any number of additional TLB entries, in addition to the targeted entry.

The INVLPGA instruction is a serializing instruction and a privileged instruction. The current privilege level must be 0 to execute this instruction.

This is a Secure Virtual Machine (SVM) instruction. Support for the SVM architecture and the SVM instructions is indicated by CPUID  $Fn8000_0001\_ECX[SVM] = 1$ . For more information on using the CPUID instruction, see the reference page for the CPUID instruction on page 153.

This instruction generates a #UD exception if SVM is not enabled. See "Enabling SVM" in AMD64 Architecture Programmer's Manual Volume-2: System Instructions, order# 24593.

Mnemonic	Opcode	Description
INVLPGA rAX, ECX	0F 01 DF	Invalidates the TLB mapping for the virtual page specified in rAX and the ASID specified in ECX.

#### **Related Instructions**

INVLPG.

#### rFLAGS Affected

None.

Exception	Real	Virtual 8086	Protecte d	Cause of Exception
	x	Х	Х	The SVM instructions are not supported as indicated by CPUID Fn8000_0001_ECX[SVM] = 0.
Invalid opcode, #UD			Х	Secure Virtual Machine was not enabled (EFER.SVME=0).
	Х	Х		Instruction is only recognized in protected mode.
General protection, #GP			Х	CPL was not zero.

# **Return from Interrupt**

### IRET IRETD IRETQ

Returns program control from an exception or interrupt handler to a program or procedure previously interrupted by an exception, an external interrupt, or a software-generated interrupt. These instructions also perform a return from a nested task. All flags, CS, and rIP are restored to the values they had before the interrupt so that execution may continue at the next instruction following the interrupt or exception. In 64-bit mode or if the CPL changes, SS and RSP are also restored.

IRET, IRETD, and IRETQ are synonyms mapping to the same opcode. They are intended to provide semantically distinct forms for various opcode sizes. The IRET instruction is used for 16-bit operand size; IRETD is used for 32-bit operand sizes; IRETQ is used for 64-bit operands. The latter form is only meaningful in 64-bit mode.

IRET, IRETD, or IRETQ must be used to terminate the exception or interrupt handler associated with the exception, external interrupt, or software-generated interrupt.

IRET*x* is a serializing instruction.

For detailed descriptions of the steps performed by IRETx instructions, see the following:

- Legacy-Mode Interrupts: "Legacy Protected-Mode Interrupt Control Transfers" in Volume 2.
- Long-Mode Interrupts: "Long-Mode Interrupt Control Transfers" in Volume 2.

Mnemonic	Opcode	Description
IRET	CF	Return from interrupt (16-bit operand size).
IRETD	CF	Return from interrupt (32-bit operand size).
IRETQ	CF	Return from interrupt (64-bit operand size).

#### Action

```
IRET_START:
IF (REAL_MODE)
IRET_REAL
ELSIF (PROTECTED_MODE)
IRET_PROTECTED
ELSE // (VIRTUAL_MODE)
IRET_VIRTUAL
IRET_REAL:
POP.v temp_RIP
POP.v temp_CS
```

```
POP.v temp RFLAGS
```

```
IF (temp RIP > CS.limit)
        EXCEPTION [#GP(0)]
   CS.sel = temp CS
   CS.base = temp CS SHL 4
   RFLAGS.v = temp RFLAGS // VIF, VIP, VM unchanged
   RIP = temp RIP
   EXIT
IRET PROTECTED:
                                // iret does a task-switch to a previous task
    IF (RFLAGS.NT==1)
       IF (LEGACY MODE)
           TASK SWITCH
                                // using the 'back link' field in the tss
                                // (LONG MODE)
        ELSE
           EXCEPTION [#GP(0)] // task switches aren't supported in long mode
    POP.v temp RIP
    POP.v temp CS
    POP.v temp RFLAGS
    IF ((temp RFLAGS.VM==1) && (CPL==0) && (LEGACY MODE))
        IRET FROM PROTECTED TO VIRTUAL
    temp CPL = temp CS.rpl
    IF ((64BIT MODE) || (temp CPL!=CPL))
    {
                                 // in 64-bit mode, iret always pops ss:rsp
        POP.v temp RSP
        POP.v temp SS
    }
   CS = READ DESCRIPTOR (temp CS, iret chk)
    IF ((64BIT MODE) && (temp RIP is non-canonical)
       || (!64BIT MODE) && (temp RIP > CS.limit))
    {
       EXCEPTION [#GP(0)]
    }
   CPL = temp CPL
   IF ((started in 64-bit mode) || (changing CPL))
                        // ss:rsp were popped, so load them into the registers
    {
        SS = READ DESCRIPTOR (temp SS, ss chk)
        RSP.s = temp RSP
    }
```

```
IF (changing CPL)
    {
       FOR (seg = ES, DS, FS, GS)
           IF ((seg.attr.dpl < CPL) && ((seg.attr.type == 'data')</pre>
             || (seg.attr.type == 'non-conforming-code')))
           {
               seg = NULL
                             // can't use lower dpl data segment at higher cpl
           }
    }
                                 // VIF, VIP, IOPL only changed if (old CPL==0)
    RFLAGS.v = temp RFLAGS
                                 // IF only changed if (old CPL<=old RFLAGS.IOPL)</pre>
                                 // VM unchanged
                                 // RF cleared
    RIP = temp RIP
    EXIT
IRET VIRTUAL:
    IF ((RFLAGS.IOPL<3) && (CR4.VME==0))</pre>
        EXCEPTION [#GP(0)]
    POP.v temp RIP
    POP.v temp CS
    POP.v temp RFLAGS
    IF (temp RIP > CS.limit)
        EXCEPTION [#GP(0)]
    IF (RFLAGS.IOPL==3)
    {
        RFLAGS.v = temp RFLAGS // VIF, VIP, VM, IOPL unchanged
                                 // RF cleared
        CS.sel = temp CS
        CS.base = temp CS SHL 4
        RIP = temp RIP
        EXIT
    }
    // now ((IOPL<3) && (CR4.VME==1)</pre>
    ELSIF ((OPERAND SIZE==16)
          && !((temp RFLAGS.IF==1) && (RFLAGS.VIP==1))
          && (temp RFLAGS.TF==0))
    {
        RFLAGS.w = temp RFLAGS // RFLAGS.VIF=temp RFLAGS.IF
                                 // IF, IOPL unchanged
                                 // RF cleared
        CS.sel = temp CS
        CS.base = temp CS SHL 4
```

```
RIP = temp RIP
       EXIT
    }
   ELSE // ((RFLAGS.IOPL<3) && (CR4.VME==1) && ((OPERAND SIZE==32) ||
        // ((temp RFLAGS.IF==1) && (RFLAGS.VIP==1)) || (temp RFLAGS.TF==1)))
       EXCEPTION [#GP(0)]
IRET FROM PROTECTED TO VIRTUAL:
   // temp RIP already popped
   // temp CS already popped
   // temp RFLAGS already popped, temp RFLAGS.VM=1
   POP.d temp RSP
   POP.d temp SS
   POP.d temp ES
   POP.d temp DS
   POP.d temp FS
   POP.d temp GS
   CS.sel = temp CS
                              // force the segments to have virtual-mode values
   CS.base = temp CS SHL 4
   CS.limit= 0x0000FFFF
   CS.attr = 16-bit dpl3 code
   SS.sel = temp SS
   SS.base = temp SS SHL 4
   SS.limit= 0x0000FFFF
   SS.attr = 16-bit dpl3 stack
   DS.sel = temp DS
   DS.base = temp DS SHL 4
   DS.limit= 0x0000FFFF
   DS.attr = 16-bit dpl3 data
   ES.sel = temp ES
   ES.base = temp ES SHL 4
   ES.limit= 0x0000FFFF
   ES.attr = 16-bit dpl3 data
   FS.sel = temp FS
   FS.base = temp FS SHL 4
   FS.limit= 0x0000FFFF
   FS.attr = 16-bit dpl3 data
   GS.sel = temp GS
   GS.base = temp GS SHL 4
   GS.limit= 0x0000FFFF
   GS.attr = 16-bit dpl3 data
```

```
RSP.d = temp_RSP
RFLAGS.d = temp_RFLAGS
CPL = 3
RIP = temp_RIP AND 0x0000FFFF
EXIT
```

#### **Related Instructions**

INT, INTO, INT3

#### rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
М	Μ	Μ	Μ	М	М	М	М	М	М	Μ	М	М	М	М	М	М
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0

**Note:** Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to one or cleared to zero is M (modified). Unaffected flags are blank. Undefined flags are U.

Exception	Real		Protecte d	Cause of Exception
Segment not present, #NP (selector)			х	The return code segment was marked not present.
Stack, #SS	x	х	Х	A memory address exceeded the stack segment limit or was non-canonical.
Stack, #SS (selector)			Х	The SS register was loaded with a non-null segment selector and the segment was marked not present.
	x	х	Х	The target offset exceeded the code segment limit or was non-canonical.
General protection, #GP		х		<ul> <li>IOPL was less than 3 and one of the following conditions was true:</li> <li>CR4.VME was 0.</li> <li>The effective operand size was 32-bit.</li> <li>Both the original EFLAGS.VIP and the new EFLAGS.IF were set.</li> <li>The new EFLAGS.TF was set.</li> </ul>
			Х	IRET <i>x</i> was executed in long mode while EFLAGS.NT=1.

Exception	Real	Virtual 8086	Protecte d	Cause of Exception
			Х	The return code selector was a null selector.
			Х	The return stack selector was a null selector and the return mode was non-64-bit mode or CPL was 3.
			Х	The return code or stack descriptor exceeded the descriptor table limit.
			Х	The return code or stack selector's TI bit was set but the LDT selector was a null selector.
			Х	The segment descriptor for the return code was not a code segment.
General protection,			Х	The RPL of the return code segment selector was less than the CPL.
#GP (selector)			х	The return code segment was non-conforming and the segment selector's DPL was not equal to the RPL of the code segment's segment selector.
			х	The return code segment was conforming and the segment selector's DPL was greater than the RPL of the code segment's segment selector.
			Х	The segment descriptor for the return stack was not a writable data segment.
			Х	The stack segment descriptor DPL was not equal to the RPL of the return code segment selector.
			Х	The stack segment selector RPL was not equal to the RPL of the return code segment selector.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

# LAR

# Load Access Rights Byte

Loads the access rights from the segment descriptor specified by a 16-bit source register or memory operand into a specified 16-bit, 32-bit, or 64-bit general-purpose register and sets the zero (ZF) flag in the rFLAGS register if successful. LAR clears the zero flag if the descriptor is invalid for any reason.

The LAR instruction checks that:

- the segment selector is not a null selector.
- the descriptor is within the GDT or LDT limit.
- the descriptor DPL is greater than or equal to both the CPL and RPL, or the segment is a conforming code segment.
- the descriptor type is valid for the LAR instruction. Valid descriptor types are shown in the following table. LDT and TSS descriptors in 64-bit mode, and call-gate descriptors in long mode, are only valid if bits 12:8 of doubleword +12 are zero.

See Volume 2, Section 6.4 for more information on checking access rights using LAR.

Valid Descri	ptor Type	Description
Legacy Mode	Long Mode	
All	All	All code and data descriptors
1	—	Available 16-bit TSS
2	2	LDT
3	—	Busy 16-bit TSS
4	—	16-bit call gate
5	—	Task gate
9	9	Available 32-bit or 64-bit TSS
В	В	Busy 32-bit or 64-bit TSS
С	С	32-bit or 64-bit call gate

If the segment descriptor passes these checks, the attributes are loaded into the destination generalpurpose register. If it does not, then the zero flag is cleared and the destination register is not modified.

When the operand size is 16 bits, access rights include the DPL and Type fields located in bytes 4 and 5 of the descriptor table entry. Before loading the access rights into the destination operand, the low order word is masked with FF00H.

When the operand size is 32 or 64 bits, access rights include the DPL and type as well as the descriptor type (S field), segment present (P flag), available to system (AVL flag), default operation size (D/B

flag), and granularity flags located in bytes 4–7 of the descriptor. Before being loaded into the destination operand, the doubleword is masked with 00FF\_FF00H.

In 64-bit mode, for both 32-bit and 64-bit operand sizes, 32-bit register results are zero-extended to 64 bits.

This instruction can only be executed in protected mode.

Mnemonic	Opcode	Description
LAR reg16, reg/mem16	0F 02 /r	Reads the GDT/LDT descriptor referenced by the 16-bit source operand, masks the attributes with FF00h and saves the result in the 16-bit destination register.
LAR reg32, reg/mem16	0F 02 /r	Reads the GDT/LDT descriptor referenced by the 16-bit source operand, masks the attributes with 00FFFF00h and saves the result in the 32-bit destination register.
LAR reg64, reg/mem16	0F 02 /r	Reads the GDT/LDT descriptor referenced by the 16-bit source operand, masks the attributes with 00FFFF00h and saves the result in the 64-bit destination register.

#### **Related Instructions**

ARPL, LSL, VERR, VERW

#### **rFLAGS** Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
													М			
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0
No	<b>Note:</b> Bits 31:22 15 5 3 and 1 are reserved. A flag set to one or zero is M (modified). Unaffected flags are blank															

**Note:** Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to one or zero is M (modified). Unaffected flags are blank. Undefined flags are U.

Exception	Real		Protecte d	Cause of Exception
Invalid opcode, #UD	Х	Х		This instruction is only recognized in protected mode.
Stack, #SS			х	A memory address exceeded the stack segment limit or was non-canonical.
General protection,			х	A memory address exceeded the data segment limit or was non-canonical.
#GP			Х	A null data segment was used to reference memory.
Page fault, #PF			Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC			Х	An unaligned memory reference was performed while alignment checking was enabled.

# LGDT Load Global Descriptor Table Register

Loads the pseudo-descriptor specified by the source operand into the global descriptor table register (GDTR). The pseudo-descriptor is a memory location containing the GDTR base and limit. In legacy and compatibility mode, the pseudo-descriptor is 6 bytes; in 64-bit mode, it is 10 bytes.

If the operand size is 16 bits, the high-order byte of the 6-byte pseudo-descriptor is not used. The lower two bytes specify the 16-bit limit and the third, fourth, and fifth bytes specify the 24-bit base address. The high-order byte of the GDTR is filled with zeros.

If the operand size is 32 bits, the lower two bytes specify the 16-bit limit and the upper four bytes specify a 32-bit base address.

In 64-bit mode, the lower two bytes specify the 16-bit limit and the upper eight bytes specify a 64-bit base address. In 64-bit mode, operand-size prefixes are ignored and the operand size is forced to 64-bits; therefore, the pseudo-descriptor is always 10 bytes.

This instruction is only used in operating system software and must be executed at CPL 0. It is typically executed once in real mode to initialize the processor before switching to protected mode.

LGDT is a serializing instruction.

Mnemonic	Opcode	Description
LGDT <i>mem16:32</i>	0F 01 /2	Loads mem16:32 into the global descriptor table register.
LGDT <i>mem16:64</i>	0F 01 /2	Loads mem16:64 into the global descriptor table register.

#### **Related Instructions**

LIDT, LLDT, LTR, SGDT, SIDT, SLDT, STR

#### **rFLAGS** Affected

None

Exception	Real		Protecte d	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The operand was a register.
Stack, #SS	х		Х	A memory address exceeded the stack segment limit or was non-canonical.

Exception	Real		Protecte d	Cause of Exception
	Х		Х	A memory address exceeded the data segment limit or was non-canonical.
General protection, #GP		Х	Х	CPL was not 0.
#GF			Х	The new GDT base address was non-canonical.
			Х	A null data segment was used to reference memory.
Page fault, #PF			Х	A page fault resulted from the execution of the instruction.

# LIDT Load Interrupt Descriptor Table Register

Loads the pseudo-descriptor specified by the source operand into the interrupt descriptor table register (IDTR). The pseudo-descriptor is a memory location containing the IDTR base and limit. In legacy and compatibility mode, the pseudo-descriptor is six bytes; in 64-bit mode, it is 10 bytes.

If the operand size is 16 bits, the high-order byte of the 6-byte pseudo-descriptor is not used. The lower two bytes specify the 16-bit limit and the third, fourth, and fifth bytes specify the 24-bit base address. The high-order byte of the IDTR is filled with zeros.

If the operand size is 32 bits, the lower two bytes specify the 16-bit limit and the upper four bytes specify a 32-bit base address.

In 64-bit mode, the lower two bytes specify the 16-bit limit, and the upper eight bytes specify a 64-bit base address. In 64-bit mode, operand-size prefixes are ignored and the operand size is forced to 64-bits; therefore, the pseudo-descriptor is always 10 bytes.

This instruction is only used in operating system software and must be executed at CPL 0. It is normally executed once in real mode to initialize the processor before switching to protected mode.

LIDT is a serializing instruction.

Mnemonic	Opcode	Description
LIDT mem16:32	0F 01 /3	Loads mem16:32 into the interrupt descriptor table register.
LIDT mem16:64	0F 01 /3	Loads mem16:64 into the interrupt descriptor table register.

#### **Related Instructions**

LGDT, LLDT, LTR, SGDT, SIDT, SLDT, STR

#### **rFLAGS** Affected

None

Exception	Real		Protecte d	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The operand was a register.
Stack, #SS	х		Х	A memory address exceeded the stack segment limit or was non-canonical.

Exception	Real		Protecte d	Cause of Exception
	x		Х	A memory address exceeded the data segment limit or was non-canonical.
General protection, #GP		Х	Х	CPL was not 0.
#GF			Х	The new IDT base address was non-canonical.
			Х	A null data segment was used to reference memory.
Page fault, #PF			Х	A page fault resulted from the execution of the instruction.

# LLDT Load Local Descriptor Table Register

Loads the specified segment selector into the visible portion of the local descriptor table (LDT). The processor uses the selector to locate the descriptor for the LDT in the global descriptor table. It then loads this descriptor into the hidden portion of the LDTR.

If the source operand is a null selector, the LDTR is marked invalid and all references to descriptors in the LDT will generate a general protection exception (#GP), except for the LAR, VERR, VERW or LSL instructions.

In legacy and compatibility modes, the LDT descriptor is 8 bytes long and contains a 32-bit base address.

In 64-bit mode, the LDT descriptor is 16-bytes long and contains a 64-bit base address. The LDT descriptor type (02h) is redefined in 64-bit mode for use as the 16-byte LDT descriptor.

This instruction must be executed in protected mode. It is only provided for use by operating system software at CPL 0.

LLDT is a serializing instruction.

Mnemonic	Opcode	Description
LLDT reg/mem16	0F 00 /2	Load the 16-bit segment selector into the local descriptor table register and load the LDT descriptor from the GDT.

#### **Related Instructions**

LGDT, LIDT, LTR, SGDT, SIDT, SLDT, STR

#### rFLAGS Affected

None

Exception	Real		Protecte d	Cause of Exception
Invalid opcode, #UD	X	X		This instruction is only recognized in protected mode.
Segment not present, #NP (selector)			х	The LDT descriptor was marked not present.
Stack, #SS			Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP			х	A memory address exceeded a data segment limit or was non-canonical.
			Х	CPL was not 0.
			Х	A null data segment was used to reference memory.

Exception	Real	Virtual 8086	Protecte d	Cause of Exception
General protection, #GP (selector)			Х	The source selector did not point into the GDT.
			Х	The descriptor was beyond the GDT limit.
			Х	The descriptor was not an LDT descriptor.
			Х	The descriptor's extended attribute bits were not zero in 64- bit mode.
			Х	The new LDT base address was non-canonical.
Page fault, #PF			Х	A page fault resulted from the execution of the instruction.

## LMSW

## Load Machine Status Word

Loads the lower four bits of the 16-bit register or memory operand into bits 3:0 of the machine status word in register CR0. Only the protection enabled (PE), monitor coprocessor (MP), emulation (EM), and task switched (TS) bits of CR0 are modified. Additionally, LMSW can set CR0.PE, but cannot clear it.

The LMSW instruction can be used only when the current privilege level is 0. It is only provided for compatibility with early processors.

Use the MOV CR0 instruction to load all 32 or 64 bits of CR0.

Mnemonic	Opcode	Description
LMSW reg/mem16	0F 01 /6	Load the lower 4 bits of the source into the lower 4 bits of CR0.

#### **Related Instructions**

MOV CR*n*, SMSW

#### **rFLAGS** Affected

None

Exception	Real		Protecte d	Cause of Exception
Stack, #SS	х		Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection,	х		Х	A memory address exceeded a data segment limit or was non- canonical.
#GP		Х	Х	CPL was not 0.
			Х	A null data segment was used to reference memory.
Page fault, #PF			Х	A page fault resulted from the execution of the instruction.

## LSL

# Load Segment Limit

Loads the segment limit from the segment descriptor specified by a 16-bit source register or memory operand into a specified 16-bit, 32-bit, or 64-bit general-purpose register and sets the zero (ZF) flag in the rFLAGS register if successful. LSL clears the zero flag if the descriptor is invalid for any reason.

In 64-bit mode, for both 32-bit and 64-bit operand sizes, 32-bit register results are zero-extended to 64 bits.

The LSL instruction checks that:

- the segment selector is not a null selector.
- the descriptor is within the GDT or LDT limit.
- the descriptor DPL is greater than or equal to both the CPL and RPL, or the segment is a conforming code segment.
- the descriptor type is valid for the LAR instruction. Valid descriptor types are shown in the following table. LDT and TSS descriptors in 64-bit mode are only valid if bits 12:8 of doubleword +12 are zero, as described in "System Descriptors" in Volume 2.

Valid Descript	tor Type	Description
Legacy Mode	Long Mode	
-	—	All code and data descriptors
1	—	Available 16-bit TSS
2	2	LDT
3	—	Busy 16-bit TSS
9	9	Available 32-bit or 64-bit TSS
В	В	Busy 32-bit or 64-bit TSS

If the segment selector passes these checks and the segment limit is loaded into the destination general-purpose register, the instruction sets the zero flag of the rFLAGS register to 1. If the selector does not pass the checks, then LSL clears the zero flag to 0 and does not modify the destination.

The instruction calculates the segment limit to 32 bits, taking the 20-bit limit and the granularity bit into account. When the operand size is 16 bits, it truncates the upper 16 bits of the 32-bit adjusted segment limit and loads the lower 16-bits into the target register.

Mnemonic	Opcode	Description
LSL reg16, reg/mem16	0F 03 /r	Loads a 16-bit general-purpose register with the segment limit for a selector specified in a 16-bit memory or register operand.

## 

#### AMD64 Technology

LSL reg32, reg/mem16	0F 03 /r	Loads a 32-bit general-purpose register with the segment limit for a selector specified in a 16-bit memory or register operand.
LSL reg64, reg/mem16	0F 03 /r	Loads a 64-bit general-purpose register with the segment limit for a selector specified in a 16-bit memory or register operand.

#### **Related Instructions**

ARPL, LAR, VERR, VERW

#### **rFLAGS** Affected

	IP VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
												Μ			
21 2	20 19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0

Note: Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.

Exception	Real		Protecte d	Cause of Exception
Invalid opcode, #UD	x	Х		This instruction is only recognized in protected mode.
Stack, #SS			Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP			Х	A memory address exceeded a data segment limit or was non- canonical.
#96			Х	A null data segment was used to reference memory.
Page fault, #PF			Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC			Х	An unaligned memory reference was performed while alignment checking was enabled.

# LTR

# Load Task Register

Loads the specified segment selector into the visible portion of the task register (TR). The processor uses the selector to locate the descriptor for the TSS in the global descriptor table. It then loads this descriptor into the hidden portion of TR. The TSS descriptor in the GDT is marked busy, but no task switch is made.

If the source operand is null, a general protection exception (#GP) is generated.

In legacy and compatibility modes, the TSS descriptor is 8 bytes long and contains a 32-bit base address.

In 64-bit mode, the instruction references a 64-bit descriptor to load a 64-bit base address. The TSS type (09H) is redefined in 64-bit mode for use as the 16-byte TSS descriptor.

This instruction must be executed in protected mode when the current privilege level is 0. It is only provided for use by operating system software.

The operand size attribute has no effect on this instruction.

LTR is a serializing instruction.

Mnemonic	Opcode	Description
LTR reg/mem16	0F 00 /3	Load the 16-bit segment selector into the task register and load the TSS descriptor from the GDT.

#### **Related Instructions**

LGDT, LIDT, LLDT, STR, SGDT, SIDT, SLDT

#### rFLAGS Affected

None

Exception	Real	Virtual 8086	Protecte d	Cause of Exception
Invalid opcode, #UD	Х	Х		This instruction is only recognized in protected mode.
Segment not present, #NP (selector)			Х	The TSS descriptor was marked not present.
Stack, #SS			Х	A memory address exceeded the stack segment limit or was non-canonical.

### AMD64 Technology

Exception	Real	 Protecte d	Cause of Exception
		Х	A memory address exceeded a data segment limit or was non-canonical.
General protection, #GP		Х	CPL was not 0.
#GP		Х	A null data segment was used to reference memory.
		Х	The new TSS selector was a null selector.
		Х	The source selector did not point into the GDT.
		Х	The descriptor was beyond the GDT limit.
General protection, #GP		Х	The descriptor was not an available TSS descriptor.
(selector)		Х	The descriptor's extended attribute bits were not zero in 64- bit mode.
		Х	The new TSS base address was non-canonical.
Page fault, #PF		Х	A page fault resulted from the execution of the instruction.

## MONITOR

## **Setup Monitor Address**

Establishes a linear address range of memory for hardware to monitor and puts the processor in the monitor event pending state. When in the monitor event pending state, the monitoring hardware detects stores to the specified linear address range and causes the processor to exit the monitor event pending state. The MWAIT instruction uses the state of the monitor hardware.

The address range should be a write-back memory type. Executing MONITOR on an address range for a non-write-back memory type is not guaranteed to cause the processor to enter the monitor event pending state. The size of the linear address range that is established by the MONITOR instruction can be determined by CPUID function 0000\_0005h.

The [rAX] register provides the effective address. The DS segment is the default segment used to create the linear address. Segment overrides may be used with the MONITOR instruction.

The ECX register specifies optional extensions for the MONITOR instruction. There are currently no extensions defined and setting any bits in ECX will result in a #GP exception. The ECX register operand is implicitly 32-bits.

The EDX register specifies optional hints for the MONITOR instruction. There are currently no hints defined and EDX is ignored by the processor. The EDX register operand is implicitly 32-bits.

The MONITOR instruction can be executed at CPL 0 and is allowed at CPL > 0only if MSR C001\_0015h[MonMwaitUserEn] = 1. When MSR C001\_0015h[MonMwaitUserEn] = 0, MONITOR generates #UD at CPL > 0. (See the *BIOS and Kernel Developer's Guide* applicable to your product for specific details on MSR C001\_0015h.)

MONITOR performs the same segmentation and paging checks as a 1-byte read.

Support for the MONITOR instruction is indicated by CPUID Fn0000\_0001\_ECX[MONITOR] = 1. Software must check the CPUID bit once per program or library initialization before using the MONITOR instruction, or inconsistent behavior may result. Software designed to run at CPL greater than 0 must also check for availability by testing whether executing MONITOR causes a #UD exception.

The following pseudo-code shows typical usage of a MONITOR/MWAIT pair:

## 

#### AMD64 Technology

Mnemonic	Opcode	Description
MONITOR	0F 01 C8	Establishes a linear address range to be monitored by hardware and activates the monitor hardware.

#### **Related Instructions**

MWAIT

#### rFLAGS Affected

None

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	х	х	х	The MONITOR/MWAIT instructions are not supported, as indicated by CPUID Fn0000_0001_ECX[MONITOR] = 0.
		Х	Х	CPL was not zero and MSR C001_0015[MonMwaitUserEn] = 0.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	ECX was non-zero.
			Х	A null data segment was used to reference memory.
Page Fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

## MOV CRn

## Move to/from Control Registers

Moves the contents of a 32-bit or 64-bit general-purpose register to a control register or vice versa.

In 64-bit mode, the operand size is fixed at 64 bits without the need for a REX prefix. In non-64-bit mode, the operand size is fixed at 32 bits and the upper 32 bits of the destination are forced to 0.

CR0 maintains the state of various control bits. CR2 and CR3 are used for page translation. CR4 holds various feature enable bits. CR8 is used to prioritize external interrupts. CR1, CR5, CR6, CR7, and CR9 through CR15 are all reserved and raise an undefined opcode exception (#UD) if referenced.

CR8 can be read and written in 64-bit mode, using a REX prefix. CR8 can be read and written in all modes using a LOCK prefix instead of a REX prefix to specify the additional opcode bit. To verify whether the LOCK prefix can be used in this way, check for support of this feature. CPUID  $Fn8000\_0001\_ECX[AltMovCr8] = 1$ , indicates that this feature is supported.

For more information on using the CPUID instruction, see the description of the CPUID instruction on page 153.

CR8 can also be read and modified using the task priority register described in "System-Control Registers" in Volume 2.

This instruction is always treated as a register-to-register (MOD = 11) instruction, regardless of the encoding of the MOD field in the MODR/M byte.

MOV CR*n* is a privileged instruction and must always be executed at CPL = 0.

MOV CRn is a serializing instruction.

Mnemonic	Opcode	Description
MOV CRn, reg32	0F 22 /r	Move the contents of a 32-bit register to CRn
MOV CRn, reg64	0F 22 /r	Move the contents of a 64-bit register to CRn
MOV reg32, CRn	0F 20 /r	Move the contents of CRn to a 32-bit register.
MOV reg64, CRn	0F 20 /r	Move the contents of CR <i>n</i> to a 64-bit register.
MOV CR8, <i>reg32</i>	F0 0F 22/r	Move the contents of a 32-bit register to CR8.
MOV CR8, <i>reg64</i>	F0 0F 22/r	Move the contents of a 64-bit register to CR8.
MOV reg32, CR8	F0 0F 20/r	Move the contents of CR8 into a 32-bit register.
MOV reg64, CR8	F0 0F 20/r	Move the contents of CR8 into a 64-bit register.

#### **Related Instructions**

CLTS, LMSW, SMSW

AMD64 Technology

#### rFLAGS Affected

None

Exception	Real		Protecte d	Cause of Exception
Invalid Instruction,	х	Х	Х	An illegal control register was referenced (CR1, CR5–CR7, CR9–CR15).
#UD	х	Х	Х	The use of the LOCK prefix to read CR8 is not supported, as indicated by CPUID Fn8000_0001_ECX[AltMovCr8] = 0.
		Х	Х	CPL was not 0.
	Х		Х	An attempt was made to set CR0.PG = 1 and CR0.PE = 0.
	Х		Х	An attempt was made to set CR0.CD = 0 and CR0.NW = 1.
General protection, #GP X	x		х	Reserved bits were set in the page-directory pointers table (used in the legacy extended physical addressing mode) and the instruction modified CR0, CR3, or CR4.
	х		Х	An attempt was made to write 1 to any reserved bit in CR0, CR3, CR4 or CR8.
	x		х	An attempt was made to set CR0.PG while long mode was enabled (EFER.LME = 1), but paging address extensions were disabled (CR4.PAE = 0).
			Х	An attempt was made to clear CR4.PAE while long mode was active (EFER.LMA = 1).

## MOV DRn

## Move to/from Debug Registers

Moves the contents of a debug register into a 32-bit or 64-bit general-purpose register or vice versa.

In 64-bit mode, the operand size is fixed at 64 bits without the need for a REX prefix. In non-64-bit mode, the operand size is fixed at 32-bits and the upper 32 bits of the destination are forced to 0.

DR0 through DR3 are linear breakpoint address registers. DR6 is the debug status register and DR7 is the debug control register. DR4 and DR5 are aliased to DR6 and DR7 if CR4.DE = 0, and are reserved if CR4.DE = 1.

DR8 through DR15 are reserved and generate an undefined opcode exception if referenced.

These instructions are privileged and must be executed at CPL 0.

The MOV DRn, reg32 and MOV DRn, reg64 instructions are serializing instructions.

The MOV(DR) instruction is always treated as a register-to-register (MOD = 11) instruction, regardless of the encoding of the MOD field in the MODR/M byte.

See "Debug and Performance Resources" in Volume 2 for details.

Mnemonic	Opcode	Description
MOV reg32, DRn	0F 21 /r	Move the contents of DR <i>n</i> to a 32-bit register.
MOV reg64, DRn	0F 21 /r	Move the contents of DR <i>n</i> to a 64-bit register.
MOV DRn, reg32	0F 23 /r	Move the contents of a 32-bit register to DR <i>n</i> .
MOV DRn, reg64	0F 23 /r	Move the contents of a 64-bit register to DR <i>n</i> .

#### **Related Instructions**

None

#### **rFLAGS** Affected

None

AMD64 Technology

Exception	Real		Protecte d	Cause of Exception
Debug, #DB	х		Х	A debug register was referenced while the general detect (GD) bit in DR7 was set.
Invalid opcode, #UD	х		Х	DR4 or DR5 was referenced while the debug extensions (DE) bit in CR4 was set.
•			Х	An illegal debug register (DR8–DR15) was referenced.
General protection		Х	Х	CPL was not 0.
General protection, #GP			Х	A 1 was written to any of the upper 32 bits of DR6 or DR7 in 64-bit mode.

## **MWAIT**

## **Monitor Wait**

Used in conjunction with the MONITOR instruction to cause a processor to wait until a store occurs to a specific linear address range from another processor. The previously executed MONITOR instruction causes the processor to enter the monitor event pending state. The MWAIT instruction may enter an implementation dependent power state until the monitor event pending state is exited. The MWAIT instruction has the same effect on architectural state as the NOP instruction.

Events that cause an exit from the monitor event pending state include:

- A store from another processor matches the address range established by the MONITOR instruction.
- Any unmasked interrupt, including INTR, NMI, SMI, INIT.
- RESET.
- Any far control transfer that occurs between the MONITOR and the MWAIT.

EAX specifies optional hints for the MWAIT instruction. There are currently no hints defined and all bits should be 0. Setting a reserved bit in EAX is ignored by the processor.

ECX specifies optional extensions for the MWAIT instruction. The only extension currently defined is ECX bit 0, which allows interrupts to wake MWAIT, even when eFLAGS.IF = 0. Support for this extension is indicated by a feature flage returned by the CPUID instruction. Setting any unsupported bit in ECX results in a #GP exception.

CPUID Function 0000\_0005h indicates support for extended features of MONITOR/MWAIT:

- CPUID Fn0000\_0005\_ECX[EMX] = 1 indicates support for enumeration of MONITOR/MWAIT extensions.
- CPUID Fn0000\_0005\_ECX[IBE] = 1 indicates that MWAIT can set ECX[0] to allow interrupts to cause an exit from the monitor event pending state even when eFLAGS.IF = 0.

The MWAIT instruction can be executed at CPL 0 and is allowed at CPL > 0 only if MSR  $C001_0015h[MonMwaitUserEn] = 1$ . When MSR  $C001_0015h[MonMwaitUserEn]$  is 0, MWAIT generates #UD at CPL > 0. (See the *BIOS and Kernel Developer's Guide* applicable to your product for specific details on MSR  $C001_0015h$ .)

Support for the MWAIT instruction is indicated by CPUID  $Fn0000\_0001\_ECX[MONITOR] = 1$ . Software MUST check the CPUID bit once per program or library initialization before using the MWAIT instruction, or inconsistent behavior may result. Software designed to run at CPL greater than 0 must also check for availability by testing whether executing MWAIT causes a #UD exception.

The use of the MWAIT instruction is contingent upon the satisfaction of the following coding requirements:

• MONITOR must precede the MWAIT and occur in the same loop.

• MWAIT must be conditionally executed only if the awaited store has not already occurred. (This prevents a race condition between the MONITOR instruction arming the monitoring hardware and the store intended to trigger the monitoring hardware.)

The following pseudo-code shows typical usage of a MONITOR/MWAIT pair:

```
EAX = Linear_Address_to_Monitor;
ECX = 0; // Extensions
EDX = 0; // Hints
WHILE (!matching_store_done ) {
    MONITOR EAX, ECX, EDX
    IF ( !matching_store_done ) {
        MWAIT EAX, ECX
     }
}
```

Mnemonic	Opcode	Description
MWAIT	0F 01 C9	Causes the processor to stop instruction execution and enter an implementation-dependent optimized state until occurrence of a class of events.

#### **Related Instructions**

MONITOR

#### rFLAGS Affected

None

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	х	х	х	The MONITOR/MWAIT instructions are not supported, as indicated by CPUID Fn0000_0001_ECX[MONITOR] = 0.
		х	Х	CPL was not zero and MSRC001_0015[MonMwaitUserEn] = 0.
General protection, #GP	Х	Х	Х	Unsupported extension bits were set in ECX

## RDMSR

## **Read Model-Specific Register**

Loads the contents of a 64-bit model-specific register (MSR) specified in the ECX register into registers EDX:EAX. The EDX register receives the high-order 32 bits and the EAX register receives the low order bits. The RDMSR instruction ignores operand size; ECX always holds the MSR number, and EDX:EAX holds the data. If a model-specific register has fewer than 64 bits, the unimplemented bit positions loaded into the destination registers are undefined.

This instruction must be executed at a privilege level of 0 or a general protection exception (#GP) will be raised. This exception is also generated if a reserved or unimplemented model-specific register is specified in ECX.

Support for the RDMSR instruction is indicated by CPUID Fn0000\_0001\_EDX[MSR] = 1 OR CPUID Fn8000\_0001\_EDX[MSR] = 1. For more information on using the CPUID instruction, see the description of the CPUID instruction on page 153.

For more information about model-specific registers, see the documentation for various hardware implementations and "Model-Specific Registers (MSRs)" in *Volume 2: System Programming*.

Mnemonic	Opcode	Description
RDMSR	0F 32	Copy MSR specified by ECX into EDX:EAX.

#### **Related Instructions**

WRMSR, RDTSC, RDPMC

#### **rFLAGS** Affected

None

Exception	Real		Protecte d	Cause of Exception
Invalid opcode, #UD	x	х	х	The RDMSR instruction is not supported, as indicated by CPUID Fn0000_0001_EDX[MSR] = 0 or CPUID Fn8000_0001_EDX[MSR] = 0.
General protection,		Х	Х	CPL was not 0.
#GP	х		Х	The value in ECX specifies a reserved or unimplemented MSR address.

# RDPMC Read Performance-Monitoring Counter

Reads the contents of a 64-bit performance counter and returns it in the registers EDX:EAX. The ECX register is used to specified by the index of the performance counter to be read. The EDX register receives the high-order 32 bits and the EAX register receives the low order 32 bits of the counter. The RDPMC instruction ignores operand size; the index and the return values are all 32 bits.

The base architecture supports four core performance counters: PerfCtr0–3. An extension to the architecture increases the number of core performance counters to 6 (PerfCtr0–5). Other extensions add four northbridge performance counters NB\_PerfCtr0–3 and four L2 cache performance counters L2I\_PerfCtr0–3.

To select the core performance counter to be read, specify the counter index, rather than the performance counter MSR address. To access the northbridge performance counters, specify the index of the counter plus 6. To access the L2 cache performance counters, specify the index of the counter plus 10.

Programs running at any privilege level can read performance monitor counters if the PCE flag in CR4 is set to 1; otherwise this instruction must be executed at a privilege level of 0.

This instruction is not serializing. Therefore, there is no guarantee that all instructions have completed at the time the performance counter is read.

For more information about performance-counter registers, see the documentation for various hardware implementations and "Performance Counters" in Volume 2.

Support for the core performance counters PerfCtr4-5 is indicated by CPUID Fn8000\_0001\_ECX[PerfCtrExtCore] = 1. CPUID Fn8000\_0001\_ECX[PerfCtrExtNB] = 1 indicates support for the four architecturally defined northbridge performance counters and CPUID Fn8000\_0001\_ECX[PerfCtrExtL2I] = 1 indicates support for the L2 cache performance counters.

For more information on using the CPUID instruction, see the description of the CPUID instruction on page 153.

#### Instruction Encoding

Mnemonic RDPMC	Opcode OF 33	<b>Description</b> Copy the performance monitor counter specified by ECX into EDX:EAX.
Related Instructions		
RDMSR, WRMSR		
rFLAGS Affected		
None		

24594—Rev. 3.21—October 2013

Exception	Real		Protecte d	Cause of Exception
General Protection, #GP	х	Х	Х	The value in ECX specified an unimplemented performance counter number.
#01		Х	Х	CPL was not 0 and CR4.PCE = 0.

# RDTSC

**Read Time-Stamp Counter** 

Loads the value of the processor's 64-bit time-stamp counter into registers EDX:EAX.

The time-stamp counter (TSC) is contained in a 64-bit model-specific register (MSR). The processor sets the counter to 0 upon reset and increments the counter every clock cycle. INIT does not modify the TSC.

The high-order 32 bits are loaded into EDX, and the low-order 32 bits are loaded into the EAX register. This instruction ignores operand size.

When the time-stamp disable flag (TSD) in CR4 is set to 1, the RDTSC instruction can only be used at privilege level 0. If the TSD flag is 0, this instruction can be used at any privilege level.

This instruction is not serializing. Therefore, there is no guarantee that all instructions have completed at the time the time-stamp counter is read.

The behavior of the RDTSC instruction is implementation dependent. The TSC counts at a constant rate, but may be affected by power management events (such as frequency changes), depending on the processor implementation. If CPUID Fn8000\_0007\_EDX[TscInvariant] = 1, then the TSC rate is ensured to be invariant across all P-States, C-States, and stop-grant transitions (such as STPCLK Throttling); therefore, the TSC is suitable for use as a source of time. Consult the *BIOS and Kernel Developer's Guide* applicable to your product for information concerning the effect of power management on the TSC.

Support for the RDTSC instruction is indicated by CPUID  $Fn0000\_0001\_EDX[TSC] = 1$  OR CPUID  $Fn8000\_0001\_EDX[TSC] = 1$ . For more information on using the CPUID instruction, see the description of the CPUID instruction on page 153.

#### Instruction Encoding

Opcode	Description
0F 31	Copy the time-stamp counter into EDX:EAX.
	•

24594—Rev. 3.21—October 2013

Exception	Real	Virtual 8086	Protecte d	Cause of Exception
Invalid opcode, #UD	х	х	х	The RDTSC instruction is not supported, as indicated by CPUID Fn0000_0001_EDX[TSC] = 0 OR CPUID Fn8000_0001_EDX[TSC] = 0.
General protection, #GP		Х	Х	CPL was not 0 and CR4.TSD = 1.

## RDTSCP

# Read Time-Stamp Counter and Processor ID

Loads the value of the processor's 64-bit time-stamp counter into registers EDX:EAX, and loads the value of TSC\_AUX into ECX. This instruction ignores operand size.

The time-stamp counter is contained in a 64-bit model-specific register (MSR). The processor sets the counter to 0 upon reset and increments the counter every clock cycle. INIT does not modify the TSC.

The high-order 32 bits are loaded into EDX, and the low-order 32 bits are loaded into the EAX register.

The TSC\_AUX value is contained in the low-order 32 bits of the TSC\_AUX register (MSR address C000\_0103h). This MSR is initialized by privileged software to any meaningful value, such as a processor ID, that software wants to associate with the returned TSC value.

When the time-stamp disable flag (TSD) in CR4 is set to 1, the RDTSCP instruction can only be used at privilege level 0. If the TSD flag is 0, this instruction can be used at any privilege level.

Unlike the RDTSC instruction, RDTSCP forces all older instructions to retire before reading the timestamp counter.

The behavior of the RDTSCP instruction is implementation dependent. The TSC counts at a constant rate, but may be affected by power management events (such as frequency changes), depending on the processor implementation. If CPUID Fn8000\_0007\_EDX[TscInvariant] = 1, then the TSC rate is ensured to be invariant across all P-States, C-States, and stop-grant transitions (such as STPCLK Throttling); therefore, the TSC is suitable for use as a source of time. Consult the *BIOS and Kernel Developer's Guide* applicable to your product for information concerning the effect of power management on the TSC.

Support for the RDTSCP instruction is indicated by CPUID Fn8000\_0001\_EDX[RDTSCP] = 1. For more information on using the CPUID instruction, see the description of the CPUID instruction on page 153.

#### Instruction Encoding

Mnemonic RDTSCP	Opcode OF 01 F9	<b>Description</b> Copy the time-stamp counter into EDX:EAX and the TSC_AUX register into ECX.
Related Instructions		
RDTSC		
rFLAGS Affected		
None		

Exception	Real	Virtual 8086	Protecte d	Cause of Exception
Invalid opcode, #UD	х	Х	х	The RDTSCP instruction is not supported, as indicated by CPUID Fn8000_0001_EDX[RDTSCP] = 0.
General protection, #GP		Х	Х	CPL was not 0 and CR4.TSD = 1.

# RSM Resume from System Management Mode

Resumes an operating system or application procedure previously interrupted by a system management interrupt (SMI). The processor state is restored from the information saved when the SMI was taken. The processor goes into a shutdown state if it detects invalid state information in the system management mode (SMM) save area during RSM.

RSM will shut down if any of the following conditions are found in the save map (SSM):

- An illegal combination of flags in CR0 (CR0.PG = 1 and CR0.PE = 0, or CR0.NW = 1 and CR0.CD = 0).
- A reserved bit in CR0, CR3, CR4, DR6, DR7, or the extended feature enable register (EFER) is set to 1.
- The following bit combination occurs: EFER.LME = 1, CR0.PG = 1, CR4.PAE = 0.
- The following bit combination occurs: EFER.LME = 1, CR0.PG = 1, CR4.PAE = 1, CS.D = 1, CS.L = 1.
- SMM revision field has been modified.

RSM cannot modify EFER.SVME. Attempts to do so are ignored.

When EFER.SVME is 1, RSM reloads the four PDPEs (through the incoming CR3) when returning to a mode that has legacy PAE mode paging enabled.

When EFER.SVME is 1, the RSM instruction is permitted to return to paged real mode (i.e., CR0.PE=0 and CR0.PG=1).

The AMD64 architecture uses a new 64-bit SMM state-save memory image. This 64-bit save-state map is used in all modes, regardless of mode. See "System-Management Mode" in Volume 2 for details.

Mnemonic	Opcode	Description
RSM	0F AA	Resume operation of an interrupted program.

#### **Related Instructions**

None

System Instruction Reference

24594—Rev. 3.21—October 2013

#### rFLAGS Affected

All flags are restored from the state-save map (SSM).

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
М	М	М	М	М	М	М	М	М	М	М	М	М	М	М	М	М
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0
Note: Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.																

Exception	Real		Protecte d	Cause of Exception
Invalid opcode, #UD	х	Х	Х	The processor was not in System Management Mode (SMM).

# SGDT Store Global Descriptor Table Register

Stores the global descriptor table register (GDTR) into the destination operand. In legacy and compatibility mode, the destination operand is 6 bytes; in 64-bit mode, it is 10 bytes. In all modes, operand-size prefixes are ignored.

In non-64-bit mode, the lower two bytes of the operand specify the 16-bit limit and the upper 4 bytes specify the 32-bit base address.

In 64-bit mode, the lower two bytes of the operand specify the 16-bit limit and the upper 8 bytes specify the 64-bit base address.

This instruction is intended for use in operating system software, but it can be used at any privilege level.

Mnemonic	Opcode	Description
SGDT mem16:32	0F 01 /0	Store global descriptor table register to memory.
SGDT mem16:64	0F 01 /0	Store global descriptor table register to memory.

#### **Related Instructions**

SIDT, SLDT, STR, LGDT, LIDT, LLDT, LTR

#### rFLAGS Affected

None

Exception	Real		Protecte d	Cause of Exception
Invalid opcode, #UD	x	Х	Х	The operand was a register.
Stack, #SS	x	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection,	x	Х	Х	A memory address exceeded a data segment limit or was non- canonical.
#GP			Х	The destination operand was in a non-writable segment.
			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

# SIDT Store Interrupt Descriptor Table Register

Stores the interrupt descriptor table register (IDTR) in the destination operand. In legacy and compatibility mode, the destination operand is 6 bytes; in 64-bit mode it is 10 bytes. In all modes, operand-size prefixes are ignored.

In non-64-bit mode, the lower two bytes of the operand specify the 16-bit limit and the upper 4 bytes specify the 32-bit base address.

In 64-bit mode, the lower two bytes of the operand specify the 16-bit limit and the upper 8 bytes specify the 64-bit base address.

This instruction is intended for use in operating system software, but it can be used at any privilege level.

Mnemonic	Opcode	Description
SIDT <i>mem16:32</i>	0F 01 /1	Store interrupt descriptor table register to memory.
SIDT mem16:64	0F 01 /1	Store interrupt descriptor table register to memory.

#### **Related Instructions**

SGDT, SLDT, STR, LGDT, LIDT, LLDT, LTR

#### rFLAGS Affected

None

Exception	Real		Protecte d	Cause of Exception
Invalid opcode, #UD	х	Х	Х	The operand was a register.
Stack, #SS	х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	х	Х	Х	A memory address exceeded a data segment limit or was non- canonical.
			Х	The destination operand was in a non-writable segment.
			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

# SKINIT Secure Init and Jump with Attestation

Securely reinitializes the cpu, allowing for the startup of trusted software (such as a VMM). The code to be executed after reinitialization can be verified based on a secure hash comparison. SKINIT takes the physical base address of the SLB as its only input operand, in EAX. The SLB must be structured as described in "Secure Loader Block" on page 499 of the *AMD64 Architecture Programmer's Manual Volume 2: System Programming*, order# 24593, and is assumed to contain the code for a Secure Loader (SL).

This is a Secure Virtual Machine (SVM) instruction. Support for the SVM architecture and the SVM instructions is indicated by CPUID  $Fn8000_0001\_ECX[SVM] = 1$ . For more information on using the CPUID instruction, see the reference page for the CPUID instruction on page 153.

This instruction generates a #UD exception if SVM is not enabled. See "Enabling SVM" in AMD64 Architecture Programmer's Manual Volume 2: System Instructions, order# 24593.

Mnemonic	Opcode	Description						
SKINIT EAX	0F 01 DE	Secure initialization and jump, with attestation.						
Action IF ((EFER.SVMEN == 0	) && !(CPUID 8000_0	001.ECX[SKINIT])    (!PROTECTED_MODE))						
EXCEPTION [#UD]		truction can only be executed ected mode with SVM enabled.						
IF (CPL != 0) EXCEPTION [#GP]	// This ins	truction is only allowed at CPL 0.						
Initialize processor CR0.PE = 1	state as for an IN	IT signal						
CS.sel = 0x0008 CS.attr = 32-bit code, read/execute CS.base = 0 CS.limit = 0xFFFFFFFF								
SS.sel = 0x0010 SS.attr = 32-bit star SS.base = 0 SS.limit = 0xFFFFFFF	· · · -	and up						
EAX = EAX & 0xFFFF00 EDX = family/model/s ESP = EAX + 0x000100 Clear GPRs other that	tepping 00 // Initial SL s							
EFER = 0 VM_CR.DPD = 1								

VM\_CR.R\_INIT = 1 VM\_CR.DIS\_A20M = 1

Enable SL\_DEV, to protect 64Kbyte of physical memory starting at the physical address in EAX

GIF = 0

Read the SL length from offset  $0 \times 0002$  in the SLB Copy the SL image to the TPM for attestation

Read the SL entrypoint offset from offset 0x0000 in the SLB Jump to the SL entrypoint, at EIP = EAX+entrypoint offset

#### **Related Instructions**

None.

#### rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0

**Note:** Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.

Exception	Real		Protecte d	Cause of Exception
Invalid opcode, #UD			x	<ul> <li>Secure Virtual Machine was not enabled (EFER.SVME=0) and both of the following conditions were true:</li> <li>SVM-Lock is not available, as indicated by CPUID Fn8000_000A_EDX[SVML] = 0.</li> <li>DEV is not available, as indicated by CPUID Fn8000_0001_ECX[SKINIT] = 0.</li> </ul>
	Х	Х		Instruction is only recognized in protected mode.
General protection, #GP			Х	CPL was not zero.

# SLDT Store Local Descriptor Table Register

Stores the local descriptor table (LDT) selector to a register or memory destination operand.

If the destination is a register, the selector is zero-extended into a 16-, 32-, or 64-bit general purpose register, depending on operand size.

If the destination operand is a memory location, the segment selector is written to memory as a 16-bit value, regardless of operand size.

This SLDT instruction can only be used in protected mode, but it can be executed at any privilege level.

Mnemonic	Opcode	Description
SLDT reg16	0F 00 /0	Store the segment selector from the local descriptor table register to a 16-bit register.
SLDT reg32	0F 00 /0	Store the segment selector from the local descriptor table register to a 32-bit register.
SLDT reg64	0F 00 /0	Store the segment selector from the local descriptor table register to a 64-bit register.
SLDT mem16	0F 00 /0	Store the segment selector from the local descriptor table register to a 16-bit memory location.

#### **Related Instructions**

SIDT, SGDT, STR, LIDT, LGDT, LLDT, LTR

#### **rFLAGS** Affected

None

Exception	Real		Protecte d	Cause of Exception
Invalid opcode, #UD	x	Х		This instruction is only recognized in protected mode.
Stack, #SS			Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection,			х	A memory address exceeded a data segment limit or was non- canonical.
#GP			Х	The destination operand was in a non-writable segment.
			Х	A null data segment was used to reference memory.

Exception	Virtual 8086	Protecte d	Cause of Exception
Page fault, #PF		Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	An unaligned memory reference was performed while alignment checking was enabled.

## **SMSW**

# **Store Machine Status Word**

Stores the lower bits of the machine status word (CR0). The target can be a 16-, 32-, or 64-bit register or a 16-bit memory operand.

This instruction is provided for compatibility with early processors.

This instruction can be used at any privilege level (CPL).

Mnemonic	Opcode	Description
SMSW reg16	0F 01 /4	Store the low 16 bits of CR0 to a 16-bit register.
SMSW reg32	0F 01 /4	Store the low 32 bits of CR0 to a 32-bit register.
SMSW reg64	0F 01 /4	Store the entire 64-bit CR0 to a 64-bit register.
SMSW mem16	0F 01 /4	Store the low 16 bits of CR0 to memory.

## **Related Instructions**

LMSW, MOV CRn

### **rFLAGS** Affected

None

Exception	Real		Protecte d	Cause of Exception
Stack, #SS	х	х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection,	x	х	Х	A memory address exceeded a data segment limit or was non- canonical.
#GP			Х	The destination operand was in a non-writable segment.
			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		х	Х	An unaligned memory reference was performed while alignment checking was enabled.

# STI

# Set Interrupt Flag

Sets the interrupt flag (IF) in the rFLAGS register to 1, thereby allowing external interrupts received on the INTR input. Interrupts received on the non-maskable interrupt (NMI) input are not affected by this instruction.

In real mode, this instruction sets IF to 1.

In protected mode and virtual-8086-mode, this instruction is IOPL-sensitive. If the CPL is less than or equal to the rFLAGS.IOPL field, the instruction sets IF to 1.

In protected mode, if IOPL < 3, CPL = 3, and protected mode virtual interrupts are enabled (CR4.PVI = 1), then the instruction instead sets rFLAGS.VIF to 1. If none of these conditions apply, the processor raises a general protection exception (#GP). For more information, see "Protected Mode Virtual Interrupts" in Volume 2.

In virtual-8086 mode, if IOPL < 3 and the virtual-8086-mode extensions are enabled (CR4.VME = 1), the STI instruction instead sets the virtual interrupt flag (rFLAGS.VIF) to 1.

If STI sets the IF flag and IF was initially clear, then interrupts are not enabled until after the instruction following STI. Thus, if IF is 0, this code will not allow an INTR to happen:

STI CLI

In the following sequence, INTR will be allowed to happen only after the NOP.

STI NOP CLI

If STI sets the VIF flag and VIP is already set, a #GP fault will be generated.

See "Virtual-8086 Mode Extensions" in Volume 2 for more information about IOPL-sensitive instructions.

Mnemonic	Opcode	Description
STI	FB	Set interrupt flag (IF) to 1.

## 

AMD64 Technology

## Action

## **Related Instructions**

CLI

## **rFLAGS** Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
		М								М						
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0

Note: Bits 31:22, 15, 5, 3, and 1 are reserved. M (modified) is either set to one or cleared to zero. Unaffected flags are blank. Undefined flags are U.

Exception	Real	Virtual 8086	Protecte d	Cause of Exception
		Х		The CPL was greater than the IOPL and virtual-mode extensions were not enabled (CR4.VME = 0).
General protection, #GP			х	The CPL was greater than the IOPL and either the CPL was not 3 or protected-mode virtual interrupts were not enabled (CR4.PVI = $0$ ).
		Х	х	This instruction would set RFLAGS.VIF to 1 and RFLAGS.VIP was already 1.

24594—Rev. 3.21—October 2013

# STGI

# Set Global Interrupt Flag

Sets the global interrupt flag (GIF) to 1. While GIF is zero, all external interrupts are disabled.

This is a Secure Virtual Machine (SVM) instruction.

Attempted execution of this instruction causes a #UD exception if SVM is not enabled and neither SVM Lock nor the device exclusion vector (DEV) are supported. Support for SVM Lock is indicated by CPUID Fn8000\_000A\_EDX[SVML] = 1. Support for DEV is part of the SKINIT architecture and is indicated by CPUID Fn8000\_0001\_ECX[SKINIT] = 1. For more information on using the CPUID instruction, see the description of the CPUID instruction on page 153.

For information on enabling SVM, see "Enabling SVM" in *AMD64 Architecture Programmer's Manual Volume-2: System Instructions*, order# 24593.

Mnemonic	Opcode	Description
STGI	0F 01 DC	Sets the global interrupt flag (GIF).

### **Related Instructions**

CLGI

## **rFLAGS** Affected

None.

Exception	Real		Protecte d	Cause of Exception
Invalid opcode, #UD			x	<ul> <li>Secure Virtual Machine was not enabled (EFER.SVME=0) and both of the following conditions were true:</li> <li>SVM Lock is not available, as indicated by CPUID Fn8000_000A_EDX[SVML] = 0.</li> <li>DEV is not available, as indicated by CPUID Fn8000_0001_ECX[SKINIT] = 0.</li> </ul>
	Х	Х		Instruction is only recognized in protected mode.
General protection, #GP			Х	CPL was not zero.

# STR

# Store Task Register

Stores the task register (TR) selector to a register or memory destination operand.

If the destination is a register, the selector is zero-extended into a 16-, 32-, or 64-bit general purpose register, depending on the operand size.

If the destination is a memory location, the segment selector is written to memory as a 16-bit value, regardless of operand size.

The STR instruction can only be used in protected mode, but it can be used at any privilege level.

Mnemonic	Opcode	Description
STR reg16	0F 00 /1	Store the segment selector from the task register to a 16-bit general-purpose register.
STR reg32	0F 00 /1	Store the segment selector from the task register to a 32-bit general-purpose register.
STR reg64	0F 00 /1	Store the segment selector from the task register to a 64-bit general-purpose register.
STR mem16	0F 00 /1	Store the segment selector from the task register to a 16-bit memory location.

## **Related Instructions**

LGDT, LIDT, LLDT, LTR, SIDT, SGDT, SLDT

## rFLAGS Affected

None

Exception	Real		Protecte d	Cause of Exception
Invalid opcode, #UD	Х	Х		This instruction is only recognized in protected mode.
Stack, #SS			Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP			Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	The destination operand was in a non-writable segment.
			Х	A null data segment was used to reference memory.
Page fault, #PF			Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC			Х	An unaligned memory reference was performed while alignment checking was enabled.

# SWAPGS Swap GS Register with KernelGSbase MSR

Provides a fast method for system software to load a pointer to system data structures. SWAPGS can be used upon entering system-software routines as a result of a SYSCALL instruction, an interrupt or an exception. Prior to returning to application software, SWAPGS can be used to restore the application data pointer that was replaced by the system data-structure pointer.

This instruction can only be executed in 64-bit mode. Executing SWAPGS in any other mode generates an undefined opcode exception.

The SWAPGS instruction only exchanges the base-address value located in the KernelGSbase modelspecific register (MSR address C000\_0102h) with the base-address value located in the hiddenportion of the GS selector register (GS.base). This allows the system-kernel software to access kernel data structures by using the GS segment-override prefix during memory references.

The address stored in the KernelGSbase MSR must be in canonical form. The WRMSR instruction used to load the KernelGSbase MSR causes a general-protection exception if the address loaded is not in canonical form. The SWAPGS instruction itself does not perform a canonical check.

This instruction is only valid in 64-bit mode at CPL 0. A general protection exception (#GP) is generated if this instruction is executed at any other privilege level.

For additional information about this instruction, refer to "System-Management Instructions" in Volume 2.

### Examples

At a kernel entry point, the OS uses SwapGS to obtain a pointer to kernel data structures and simultaneously save the user's GS base. Upon exit, it uses SwapGS to restore the user's GS base:

SystemCallEntryPoint:		
SwapGS	; get	kernel pointer, save user GSbase
<pre>mov gs:[SavedUserRSP], rsp</pre>	; save	user's stack pointer
<pre>mov rsp, gs:[KernelStackPt</pre>	r] ; set u	p kernel stack
push rax	; now s	ave user GPRs on kernel stack
	; perfo	orm system service
SwapGS	; rest	ore user GS, save kernel pointer
Mnemonic	Opcode	Description
SWAPGS	0F 01 F8	Exchange GS base with KernelGSBase MSR. (Invalid in legacy and compatibility modes.)

#### **Related Instructions**

None

## rFLAGS Affected

None

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	This instruction was executed in legacy or compatibility mode.
General protection, #GP			Х	CPL was not 0.

# SYSCALL

# **Fast System Call**

Transfers control to a fixed entry point in an operating system. It is designed for use by system and application software implementing a flat-segment memory model.

The SYSCALL and SYSRET instructions are low-latency system call and return control-transfer instructions, which assume that the operating system implements a flat-segment memory model. By eliminating unneeded checks, and by loading pre-determined values into the CS and SS segment registers (both visible and hidden portions), calls to and returns from the operating system are greatly simplified. These instructions can be used in protected mode and are particularly well-suited for use in 64-bit mode, which requires implementation of a paged, flat-segment memory model.

This instruction has been optimized by reducing the number of checks and memory references that are normally made so that a call or return takes considerably fewer clock cycles than the CALL FAR /RET FAR instruction method.

It is assumed that the base, limit, and attributes of the Code Segment will remain flat for all processes and for the operating system, and that only the current privilege level for the selector of the calling process should be changed from a current privilege level of 3 to a new privilege level of 0. It is also assumed (but not checked) that the RPL of the SYSCALL and SYSRET target selectors are set to 0 and 3, respectively.

SYSCALL sets the CPL to 0, regardless of the values of bits 33:32 of the STAR register. There are no permission checks based on the CPL, real mode, or virtual-8086 mode. SYSCALL and SYSRET must be enabled by setting EFER.SCE to 1.

It is the responsibility of the operating system to keep the descriptors in memory that correspond to the CS and SS selectors loaded by the SYSCALL and SYSRET instructions consistent with the segment base, limit, and attribute values forced by these instructions.

**Legacy x86 Mode.** In legacy x86 mode, when SYSCALL is executed, the EIP of the instruction following the SYSCALL is copied into the ECX register. Bits 31:0 of the SYSCALL/SYSRET target address register (STAR) are copied into the EIP register. (The STAR register is model-specific register C000\_0081h.)

New selectors are loaded, without permission checking (see above), as follows:

- Bits 47:32 of the STAR register specify the selector that is copied into the CS register.
- Bits 47:32 of the STAR register + 8 specify the selector that is copied into the SS register.
- The CS\_base and the SS\_base are both forced to zero.
- The CS\_limit and the SS\_limit are both forced to 4 Gbyte.
- The CS segment attributes are set to execute/read 32-bit code with a CPL of zero.
- The SS segment attributes are set to read/write and expand-up with a 32-bit stack referenced by ESP.

**Long Mode.** When long mode is activated, the behavior of the SYSCALL instruction depends on whether the calling software is in 64-bit mode or compatibility mode. In 64-bit mode, SYSCALL saves the RIP of the instruction following the SYSCALL into RCX and loads the new RIP from LSTAR bits 63:0. (The LSTAR register is model-specific register C000\_0082h.) In compatibility mode, SYSCALL saves the RIP of the instruction following the SYSCALL into RCX and loads the new RIP from RIP from CSTAR bits 63:0. (The CSTAR register is model-specific register C000\_0082h.)

New selectors are loaded, without permission checking (see above), as follows:

- Bits 47:32 of the STAR register specify the selector that is copied into the CS register.
- Bits 47:32 of the STAR register + 8 specify the selector that is copied into the SS register.
- The CS\_base and the SS\_base are both forced to zero.
- The CS\_limit and the SS\_limit are both forced to 4 Gbyte.
- The CS segment attributes are set to execute/read 64-bit code with a CPL of zero.
- The SS segment attributes are set to read/write and expand-up with a 64-bit stack referenced by RSP.

The WRMSR instruction loads the target RIP into the LSTAR and CSTAR registers. If an RIP written by WRMSR is not in canonical form, a general-protection exception (#GP) occurs.

How SYSCALL and SYSRET handle rFLAGS, depends on the processor's operating mode.

In legacy mode, SYSCALL treats EFLAGS as follows:

- EFLAGS.IF is cleared to 0.
- EFLAGS.RF is cleared to 0.
- EFLAGS.VM is cleared to 0.

In long mode, SYSCALL treats RFLAGS as follows:

- The current value of RFLAGS is saved in R11.
- RFLAGS is masked using the value stored in SYSCALL\_FLAG\_MASK.
- RFLAGS.RF is cleared to 0.

For further details on the SYSCALL and SYSRET instructions and their associated MSR registers (STAR, LSTAR, CSTAR, and SYSCALL\_FLAG\_MASK), see "Fast System Call and Return" in Volume 2.

Support for the SYSCALL instruction is indicated by CPUID Fn8000\_0001\_EDX[SysCallSysRet] = 1. For more information on using the CPUID instruction, see the description of the CPUID instruction on page 153.

## **Instruction Encoding**

Mnemonic	Opcode	Description
SYSCALL	0F 05	Call operating system.
Action // See "Pseudocode Defin SYSCALL_START:	nition" on page	57.
IF (MSR_EFER.SCE == EXCEPTION [#UD] IF (LONG MODE)	0) //	Check if syscall/sysret are enabled.
SYSCALL_LONG_MOI ELSE // (LEGACY_MODI SYSCALL_LEGACY_N	Ξ)	
SYSCALL_LONG_MODE:		
<pre>RCX.q = next_RIP R11.q = RFLAGS /,</pre>	' with rf clear	ed
IF (64BIT_MODE) temp_RIP.q = MSI ELSE // (COMPATIBIL: temp_RIP.q = MSI	 ITY_MODE)	
CS.sel = MSR_STAR CS.attr = 64-bit co CS.base = 0x000000 CS.limit = 0xFFFFFF	ode,dpl0 // Al )0	0xFFFC ways switch to 64-bit mode in long mode.
SS.sel = MSR_STAR SS.attr = 64-bit st SS.base = 0x0000000 SS.limit = 0xFFFFFF	cack,dpl0 )0	
RFLAGS = RFLAGS AND RFLAGS.RF = 0	~MSR_SFMASK	
CPL = 0		
RIP = temp_RIP EXIT		
SYSCALL_LEGACY_MODE:		

```
RCX.d = next_RIP
temp_RIP.d = MSR_STAR.EIP
CS.sel = MSR_STAR.SYSCALL_CS AND 0xFFFC
CS.attr = 32-bit code,dpl0 // Always switch to 32-bit mode in legacy mode.
CS.base = 0x0000000
CS.limit = 0xFFFFFFF
SS.sel = MSR_STAR.SYSCALL_CS + 8
SS.attr = 32-bit stack,dpl0
SS.base = 0x00000000
SS.limit = 0xFFFFFFFF
RFLAGS.VM,IF,RF=0
CPL = 0
RIP = temp_RIP
EXIT
```

#### **Related Instructions**

SYSRET, SYSENTER, SYSEXIT

### **rFLAGS** Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
М	М	М	М	0	0	М	М	М	М	М	М	М	М	М	М	М
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0
No	Note: Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to one or cleared to zero is M (modified). Unaffected flags are blank. Undefined flags are U.															

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	х	Х	Х	The SYSCALL and SYSRET instructions are not supported, as indicated by CPUID Fn8000_0001_EDX[SysCallSysRet] = 0.
	х	Х	х	The system call extension bit (SCE) of the extended feature enable register (EFER) is set to 0. (The EFER register is MSR C000_0080h.)

# SYSENTER

# System Call

Transfers control to a fixed entry point in an operating system. It is designed for use by system and application software implementing a flat-segment memory model. This instruction is valid only in legacy mode.

Three model-specific registers (MSRs) are used to specify the target address and stack pointers for the SYSENTER instruction, as well as the CS and SS selectors of the called and returned procedures:

- MSR\_SYSENTER\_CS: Contains the CS selector of the called procedure. The SS selector is set to MSR\_SYSENTER\_CS + 8.
- MSR\_SYSENTER\_ESP: Contains the called procedure's stack pointer.
- MSR SYSENTER EIP: Contains the offset into the CS of the called procedure.

The hidden portions of the CS and SS segment registers are not loaded from the descriptor table as they would be using a legacy x86 CALL instruction. Instead, the hidden portions are forced by the processor to the following values:

- The CS and SS base values are forced to 0.
- The CS and SS limit values are forced to 4 Gbytes.
- The CS segment attributes are set to execute/read 32-bit code with a CPL of zero.
- The SS segment attributes are set to read/write and expand-up with a 32-bit stack referenced by ESP.

System software must create corresponding descriptor-table entries referenced by the new CS and SS selectors that match the values described above.

The return EIP and application stack are not saved by this instruction. System software must explicitly save that information.

An invalid-opcode exception occurs if this instruction is used in long mode. Software should use the SYSCALL (and SYSRET) instructions in long mode. If SYSENTER is used in real mode, a #GP is raised.

For additional information on this instruction, see "SYSENTER and SYSEXIT (Legacy Mode Only)" in Volume 2.

Support for the SYSENTER instruction is indicated by CPUID Fn0000\_0001\_EDX[SysEnterSysExit] = 1. For more information on using the CPUID instruction, see the description of the CPUID instruction on page 153.

#### Instruction Encoding

Mnemonic	Opcode	Description
SYSENTER	0F 34	Call operating system.

### **Related Instructions**

SYSCALL, SYSEXIT, SYSRET

### rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
				0						0						
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0

**Note:** Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to one or zero is M (modified). Unaffected flags are blank. Undefined flags are U.

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	х	х	х	The SYSENTER and SYSEXIT instructions are not supported, as indicated by CPUID Fn0000_0001_EDX[SysEnterSysExit] = 0.
			Х	This instruction is not recognized in long mode.
General protection, #GP	Х			This instruction is not recognized in real mode.
General protection, #GF		Х	Х	MSR_SYSENTER_CS was a null selector.

# SYSEXIT

# System Return

Returns from the operating system to an application. It is a low-latency system return instruction designed for use by system and application software implementing a flat-segment memory model.

This is a privileged instruction. The current privilege level must be zero to execute this instruction. An invalid-opcode exception occurs if this instruction is used in long mode. Software should use the SYSRET (and SYSCALL) instructions when running in long mode.

When a system procedure performs a SYSEXIT back to application software, the CS selector is updated to point to the second descriptor entry after the SYSENTER CS value (MSR SYSENTER\_CS+16). The SS selector is updated to point to the third descriptor entry after the SYSENTER CS value (MSR SYSENTER\_CS+24). The CPL is forced to 3, as are the descriptor privilege levels.

The hidden portions of the CS and SS segment registers are not loaded from the descriptor table as they would be using a legacy x86 RET instruction. Instead, the hidden portions are forced by the processor to the following values:

- The CS and SS base values are forced to 0.
- The CS and SS limit values are forced to 4 Gbytes.
- The CS segment attributes are set to 32-bit read/execute at CPL 3.
- The SS segment attributes are set to read/write and expand-up with a 32-bit stack referenced by ESP.

System software must create corresponding descriptor-table entries referenced by the new CS and SS selectors that match the values described above.

The following additional actions result from executing SYSEXIT:

- EIP is loaded from EDX.
- ESP is loaded from ECX.

System software must explicitly load the return address and application software-stack pointer into the EDX and ECX registers prior to executing SYSEXIT.

For additional information on this instruction, see "SYSENTER and SYSEXIT (Legacy Mode Only)" in Volume 2.

Support for the SYSEXIT instruction is indicated by CPUID Fn0000\_0001\_EDX[SysEnterSysExit] = 1. For more information on using the CPUID instruction, see the description of the CPUID instruction on page 153.

## Instruction Encoding

Mnemonic	Opcode	Description
SYSEXIT	0F 35	Return from operating system to application.

#### **Related Instructions**

SYSCALL, SYSENTER, SYSRET

#### rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
					0											
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0

Note: Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to one or cleared to zero is M (modified). Unaffected flags are blank.

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	х	Х	х	The SYSENTER and SYSEXIT instructions are not supported, as indicated by CPUID Fn0000_0001_EDX[SysEnterSysExit] = 0.
			Х	This instruction is not recognized in long mode.
	Х	Х		This instruction is only recognized in protected mode.
General protection, #GP			Х	CPL was not 0.
			Х	MSR_SYSENTER_CS was a null selector.

# SYSRET

# **Fast System Return**

Returns from the operating system to an application. It is a low-latency system return instruction designed for use by system and application software implementing a flat segmentation memory model.

The SYSCALL and SYSRET instructions are low-latency system call and return control-transfer instructions that assume that the operating system implements a flat-segment memory model. By eliminating unneeded checks, and by loading pre-determined values into the CS and SS segment registers (both visible and hidden portions), calls to and returns from the operating system are greatly simplified. These instructions can be used in protected mode and are particularly well-suited for use in 64-bit mode, which requires implementation of a paged, flat-segment memory model.

This instruction has been optimized by reducing the number of checks and memory references that are normally made so that a call or return takes substantially fewer internal clock cycles when compared to the CALL/RET instruction method.

It is assumed that the base, limit, and attributes of the Code Segment will remain flat for all processes and for the operating system, and that only the current privilege level for the selector of the calling process should be changed from a current privilege level of 0 to a new privilege level of 3. It is also assumed (but not checked) that the RPL of the SYSCALL and SYSRET target selectors are set to 0 and 3, respectively.

SYSRET sets the CPL to 3, regardless of the values of bits 49:48 of the star register. SYSRET can only be executed in protected mode at CPL 0. SYSCALL and SYSRET must be enabled by setting EFER.SCE to 1.

It is the responsibility of the operating system to keep the descriptors in memory that correspond to the CS and SS selectors loaded by the SYSCALL and SYSRET instructions consistent with the segment base, limit, and attribute values forced by these instructions.

When a system procedure performs a SYSRET back to application software, the CS selector is updated from bits 63:50 of the STAR register (STAR.SYSRET\_CS) as follows:

- If the return is to 32-bit mode (legacy or compatibility), CS is updated with the value of STAR.SYSRET\_CS.
- If the return is to 64-bit mode, CS is updated with the value of STAR.SYSRET\_CS + 16.

In both cases, the CPL is forced to 3, effectively ignoring STAR bits 49:48. The SS selector is updated to point to the next descriptor-table entry after the CS descriptor (STAR.SYSRET\_CS + 8), and its RPL is not forced to 3.

The hidden portions of the CS and SS segment registers are not loaded from the descriptor table as they would be using a legacy x86 RET instruction. Instead, the hidden portions are forced by the processor to the following values:

- The CS base value is forced to 0.
- The CS limit value is forced to 4 Gbytes.

- The CS segment attributes are set to execute-read 32 bits or 64 bits (see below).
- The SS segment base, limit, and attributes are not modified.

When SYSCALLed system software is running in 64-bit mode, it has been entered from either 64-bit mode or compatibility mode. The corresponding SYSRET needs to know the mode to which it must return. Executing SYSRET in non-64-bit mode or with a 16- or 32-bit operand size returns to 32-bit mode with a 32-bit stack pointer. Executing SYSRET in 64-bit mode with a 64-bit operand size returns to 64-bit mode with a 64-bit stack pointer.

The instruction pointer is updated with the return address based on the operating mode in which SYSRET is executed:

- If returning to 64-bit mode, SYSRET loads RIP with the value of RCX.
- If returning to 32-bit mode, SYSRET loads EIP with the value of ECX.

How SYSRET handles RFLAGS depends on the processor's operating mode:

- If executed in 64-bit mode, SYSRET loads the lower-32 RFLAGS bits from R11[31:0] and clears the upper 32 RFLAGS bits.
- If executed in legacy mode or compatibility mode, SYSRET sets EFLAGS.IF.

For further details on the SYSCALL and SYSRET instructions and their associated MSR registers (STAR, LSTAR, and CSTAR), see "Fast System Call and Return" in Volume 2.

Support for the SYSRET instruction is indicated by CPUID Fn8000\_0001\_EDX[SysCallSysRet] = 1. For more information on using the CPUID instruction, see the description of the CPUID instruction on page 153.

#### Instruction Encoding

Mnemonic	Opcode	Description
SYSRET	0F 07	Return from operating system.
Action // See "Pseudocode Definit	tion" on page	57.
SYSRET_START:		
IF (MSR_EFER.SCE == 0) EXCEPTION [#UD]	) //	Check if syscall/sysret are enabled.
IF ((!PROTECTED_MODE) EXCEPTION [#GP(0)]		)) // SYSRET requires protected mode, cpl0
IF (64BIT_MODE) SYSRET_64BIT_MODE ELSE // (!64BIT_MODE)		

```
SYSRET NON 64BIT MODE
SYSRET 64BIT MODE:
   IF (OPERAND SIZE == 64)
                                       // Return to 64-bit mode.
    {
       CS.sel = (MSR STAR.SYSRET CS + 16) OR 3
       CS.base = 0x00000000
       CS.limit = 0xFFFFFFFF
       CS.attr = 64-bit code, dpl3
      temp RIP.q = RCX
    }
   ELSE
                                       // Return to 32-bit compatibility mode.
    {
       CS.sel = MSR STAR.SYSRET CS OR 3
       CS.base = 0x00000000
       CS.limit = 0xFFFFFFFF
       CS.attr = 32-bit code, dpl3
       temp RIP.d = RCX
    }
   SS.sel = MSR STAR.SYSRET CS + 8 // SS selector is changed,
                                      // SS base, limit, attributes unchanged.
   RFLAGS.g = R11 // RF=0,VM=0
   CPL = 3
   RIP = temp RIP
   EXIT
SYSRET NON 64BIT MODE:
    CS.sel = MSR STAR.SYSRET CS OR 3 // Return to 32-bit legacy protected mode.
    CS.base = 0x00000000
    CS.limit = OxFFFFFFFF
    CS.attr = 32-bit code, dpl3
    temp RIP.d = RCX
    SS.sel = MSR STAR.SYSRET CS + 8 // SS selector is changed.
                                      // SS base, limit, attributes unchanged.
    RFLAGS.IF = 1
    CPL = 3
    RIP = temp RIP
    EXIT
```

### **Related Instructions**

SYSCALL, SYSENTER, SYSEXIT

### rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
М	М	М	Μ		0	Μ	М	М	Μ	Μ	Μ	Μ	Μ	Μ	Μ	М
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0

**Note:** Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to one or cleared to zero is M (modified). Unaffected flags are blank. Undefined flags are U.

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	х	х	х	The SYSCALL and SYSRET instructions are not supported, as indicated by CPUID Fn8000_0001_EDX[SysCallSysRet] = 0.
	х	х	х	The system call extension bit (SCE) of the extended feature enable register (EFER) is set to 0. (The EFER register is MSR C000_0080h.)
General protection, #GP	Х	Х		This instruction is only recognized in protected mode.
			Х	CPL was not 0.

## UD2

# **Undefined Operation**

Generates an invalid opcode exception. Unlike other undefined opcodes that may be defined as legal instructions in the future, UD2 is guaranteed to stay undefined.

Mnemonic	Opcode	Description
UD2	0F 0B	Raise an invalid opcode exception.

## **Related Instructions**

None

### rFLAGS Affected

None

Exception		Virtual 8086	Protecte d	Cause of Exception
Invalid opcode, #UD	х	Х	Х	This instruction is not recognized.

# VERR

# Verify Segment for Reads

Verifies whether a code or data segment specified by the segment selector in the 16-bit register or memory operand is readable from the current privilege level. The zero flag (ZF) is set to 1 if the specified segment is readable. Otherwise, ZF is cleared.

A segment is readable if all of the following apply:

- the selector is not a null selector.
- the descriptor is within the GDT or LDT limit.
- the segment is a data segment or readable code segment.
- the descriptor DPL is greater than or equal to both the CPL and RPL, or the segment is a conforming code segment.

The processor does not recognize the VERR instruction in real or virtual-8086 mode.

Mnemonic	Opcode	Description
VERR reg/mem16	0F 00 /4	Set the zero flag (ZF) to 1 if the segment selected can be read.

### **Related Instructions**

ARPL, LAR, LSL, VERW

### rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
													Μ			
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0

Note: Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to one or cleared to zero is M (modified). Unaffected flags are blank. Undefined flags are U.

Exception	Real		Protecte d	Cause of Exception
Invalid opcode, #UD	x	Х		This instruction is only recognized in protected mode.
Stack, #SS			Х	A memory address exceeded the stack segment limit or is non-canonical.
General protection,			Х	A memory address exceeded a data segment limit or was non- canonical.
#GP			Х	A null data segment was used to reference memory.

Exception	Real	 Protecte d	Cause of Exception
Page fault, #PF		Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	An unaligned memory reference was performed while alignment checking was enabled.

## VERW

# **Verify Segment for Write**

Verifies whether a data segment specified by the segment selector in the 16-bit register or memory operand is writable from the current privilege level. The zero flag (ZF) is set to 1 if the specified segment is writable. Otherwise, ZF is cleared.

A segment is writable if all of the following apply:

- the selector is not a null selector.
- the descriptor is within the GDT or LDT limit.
- the segment is a writable data segment.
- the descriptor DPL is greater than or equal to both the CPL and RPL.

The processor does not recognize the VERW instruction in real or virtual-8086 mode.

Mnemonic	Opcode	Description
VERW reg/mem16	0F 00 /5	Set the zero flag (ZF) to 1 if the segment selected can be written.

### **Related Instructions**

ARPL, LAR, LSL, VERR

### rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
													М			
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0

Note: Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to one or cleared to zero is M (modified). Unaffected flags are blank. Undefined flags are U.

Exception	Real		Protecte d	Cause of Exception
Invalid opcode, #UD	x	Х		This instruction is only recognized in protected mode.
Stack, #SS			Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP			Х	A memory address exceeded a data segment limit or was non- canonical.
#GP			Х	A null data segment was used to access memory.
Page fault, #PF			Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC			Х	An unaligned memory reference was performed while alignment checking was enabled.

## VMLOAD

# Load State from VMCB

Loads a subset of processor state from the VMCB specified by the system-physical address in the rAX register. The portion of RAX used to form the address is determined by the effective address size.

The VMSAVE and VMLOAD instructions complement the state save/restore abilities of VMRUN and #VMEXIT, providing access to hidden state that software is otherwise unable to access, plus some additional commonly-used state.

This is a Secure Virtual Machine (SVM) instruction. Support for the SVM architecture and the SVM instructions is indicated by CPUID  $Fn8000_0001\_ECX[SVM] = 1$ . For more information on using the CPUID instruction, see the reference page for the CPUID instruction on page 153.

This instruction generates a #UD exception if SVM is not enabled. See "Enabling SVM" in AMD64 Architecture Programmer's Manual Volume 2: System Instructions, order# 24593.

Mnemonic	Opcode	Description
VMLOAD rAX	0F 01 DA	Load additional state from VMCB.
Action IF ((MSR_EFER.SVME === EXCEPTION [#UD]	// This ins	D_MODE)) truction can only be executed in protected ith SVM enabled
IF (CPL != 0) EXCEPTION [#GP]	// This i	nstruction is only allowed at CPL 0
IF (rAX contains an EXCEPTION [#GP]	unsupported system	-physical address)
KernelGsBase STAR, LSTAR, C	TR (including all	hidden state)

### **Related Instructions**

VMSAVE

## rFLAGS Affected

None.

Exception	Real		Protecte d	Cause of Exception
	х	Х	Х	The SVM instructions are not supported as indicated by CPUID Fn8000_0001_ECX[SVM] = 0.
Invalid opcode, #UD			Х	Secure Virtual Machine was not enabled (EFER.SVME=0).
	Х	Х		The instruction is only recognized in protected mode.
			Х	CPL was not zero.
General protection, #GP			Х	rAX referenced a physical address above the maximum supported physical address.
			Х	The address in rAX was not aligned on a 4Kbyte boundary.

# VMMCALL

Call VMM

Provides a mechanism for a guest to explicitly communicate with the VMM by generating a #VMEXIT.

A non-intercepted VMMCALL unconditionally raises a #UD exception.

VMMCALL is not restricted to either protected mode or CPL zero.

This is a Secure Virtual Machine (SVM) instruction. Support for the SVM architecture and the SVM instructions is indicated by CPUID  $Fn8000_0001\_ECX[SVM] = 1$ . For more information on using the CPUID instruction, see the reference page for the CPUID instruction on page 153.

This instruction generates a #UD exception if SVM is not enabled. See "Enabling SVM" in AMD64 Architecture Programmer's Manual Volume 2: System Instructions, order# 24593.

Mnemonic	Opcode	Description
VMMCALL	0F 01 D9	Explicit communication with the VMM.

### **Related Instructions**

None.

## rFLAGS Affected

None.

Exception	Real	Virtual 8086	Protecte d	Cause of Exception
	х	Х	х	The SVM instructions are not supported as indicated by CPUID Fn8000_0001_ECX[SVM] = 0.
Invalid opcode, #UD	Х	Х	Х	Secure Virtual Machine was not enabled (EFER.SVME=0).
	Х	Х	Х	VMMCALL was not intercepted.

## VMRUN

# **Run Virtual Machine**

Starts execution of a guest instruction stream. The physical address of the *virtual machine control block* (VMCB) describing the guest is taken from the rAX register (the portion of RAX used to form the address is determined by the effective address size). The physical address of the VMCB must be aligned on a 4K-byte boundary.

VMRUN saves a subset of host processor state to the host state-save area specified by the physical address in the VM\_HSAVE\_PA MSR. VMRUN then loads guest processor state (and control information) from the VMCB at the physical address specified in rAX. The processor then executes guest instructions until one of several *intercept* events (specified in the VMCB) is triggered. When an intercept event occurs, the processor stores a snapshot of the guest state back into the VMCB, reloads the host state, and continues execution of host code at the instruction following the VMRUN instruction.

This is a Secure Virtual Machine (SVM) instruction. Support for the SVM architecture and the SVM instructions is indicated by CPUID  $Fn8000_0001\_ECX[SVM] = 1$ . For more information on using the CPUID instruction, see the reference page for the CPUID instruction on page 153.

This instruction generates a #UD exception if SVM is not enabled. See "Enabling SVM" in AMD64 Architecture Programmer's Manual Volume 2: System Instructions, order# 24593.

The VMRUN instruction is not supported in System Management Mode. Processor behavior resulting from an attempt to execute this instruction from within the SMM handler is undefined.

### Instruction Encoding

Mnemonic	Opcode	Description		
VMRUN rAX	0F 01 D8	Performs a world-switch to guest.		
Action IF ((MSR_EFER.SVME == EXCEPTION [#UD]	// This inst	D_MODE)) ruction can only be executed in protected th SVM enabled		
IF (CPL != 0) EXCEPTION [#GP]	// This in	struction is only allowed at CPL 0		
IF (rAX contains an EXCEPTION [#GP]	unsupported physic	al address)		
<pre>IF (intercepted(VMRUN))     #VMEXIT (VMRUN) remember VMCB address (delivered in rAX) for next #VMEXIT save host state to physical memory indicated in the VM_HSAVE_PA MSR:     ES.sel     CS.sel     SS.sel</pre>				

```
DS.sel
      GDTR.{base,limit}
      IDTR.{base,limit}
      EFER
      CR0
      CR4
      CR3
      // host CR2 is not saved
      RFLAGS
      RIP
      RSP
      RAX
from the VMCB at physical address rAX, load control information:
       intercept vector
       TSC OFFSET
       interrupt control (v irq, v intr *, v tpr)
       EVENTINJ field
       ASID
IF (nested paging supported)
   NP ENABLE
    IF (NP ENABLE == 1)
       nCR3
from the VMCB at physical address rAX, load guest state:
             ES.{base,limit,attr,sel}
             CS.{base,limit,attr,sel}
             SS.{base,limit,attr,sel}
             DS.{base,limit,attr,sel}
             GDTR.{base,limit}
             IDTR.{base,limit}
             EFER
             CR0
             CR4
             CR3
             CR2
      IF (NP ENABLE == 1)
                            // Leaves host hPAT register unchanged.
            qPAT
             RFLAGS
             RIP
             RSP
             RAX
             DR7
             DR6
             CPL
                            // 0 for real mode, 3 for v86 mode, else as loaded.
      INTERRUPT SHADOW
IF (LBR virtualization supported)
   LBR VIRTUALIZATION ENABLE
    IF (LBR VIRTUALIZATION ENABLE == 1)
```

## 

AMD64 Technology

save LBR state to the host save area DBGCTL BR FROM BR TO LASTEXCP FROM LASTEXCP TO load LBR state from the VMCB DBGCTL BR FROM BR TO LASTEXCP FROM LASTEXCP TO IF (guest state consistency checks fail) #VMEXIT (INVALID) Execute command stored in TLB CONTROL. GIF = 1// allow interrupts in the guest IF (EVENTINJ.V) cause exception/interrupt in guest else jump to first guest instruction

Upon #VMEXIT, the processor performs the following actions in order to return to the host execution context:

```
GIF = 0
save guest state to VMCB:
      ES.{base,limit,attr,sel}
      CS.{base,limit,attr,sel}
      SS.{base,limit,attr,sel}
      DS.{base,limit,attr,sel}
      GDTR. {base, limit}
      IDTR.{base,limit}
      EFER
      CR4
      CR3
      CR2
      CR0
      if (nested paging enabled)
         gPAT
      RFLAGS
      RTP
      RSP
      RAX
      DR7
      DR6
      CPL
      INTERRUPT SHADOW
save additional state and intercept information:
      V IRQ, V TPR
```

EXITCODE EXITINF01 EXITINF02 EXITINTINFO clear EVENTINJ field in VMCB prepare for host mode by clearing internal processor state bits: clear intercepts clear v irq clear v intr masking clear tsc offset disable nested paging clear ASID to zero reload host state GDTR. {base, limit} IDTR.{base,limit} EFER CR0 CR0.PE = 1 // saved copy of CR0.PE is ignored CR4 CR3 if (host is in PAE paging mode) reloaded host PDPEs // Do not reload host CR2 or PAT RFLAGS RIP RSP RAX DR7 = "all disabled" CPL = 0ES.sel; reload segment descriptor from GDT CS.sel; reload segment descriptor from GDT SS.sel; reload segment descriptor from GDT DS.sel; reload segment descriptor from GDT if (LBR virtualization supported) LBR VIRTUALIZATION ENABLE if (LBR VIRTUALIZATION ENABLE == 1) save LBR state to the VMCB: DBGCTL BR FROM BR TO LASTEXCP FROM LASTEXCP TO load LBR state from the host save area: DBGCTL BR FROM BR TO LASTEXCP FROM LASTEXCP TO

## 

## AMD64 Technology

if (illegal host state loaded, or exception while loading host state)
 shutdown
else
 execute first host instruction following the VMRUN

### **Related Instructions**

VMLOAD, VMSAVE.

### **rFLAGS** Affected

None.

Exception	Real		Protecte d	Cause of Exception
Invalid opcode, #UD	х	Х	Х	The SVM instructions are not supported as indicated by CPUID Fn8000_0001_ECX[SVM] = 0.
			Х	Secure Virtual Machine was not enabled (EFER.SVME=0).
	Х	Х		The instruction is only recognized in protected mode.
			Х	CPL was not zero.
General protection, #GP			Х	rAX referenced a physical address above the maximum supported physical address.
			Х	The address in rAX was not aligned on a 4Kbyte boundary.

# VMSAVE

# Save State to VMCB

Stores a subset of the processor state into the VMCB specified by the system-physical address in the rAX register (the portion of RAX used to form the address is determined by the effective address size).

The VMSAVE and VMLOAD instructions complement the state save/restore abilities of VMRUN and #VMEXIT, providing access to hidden state that software is otherwise unable to access, plus some additional commonly-used state.

This is a Secure Virtual Machine (SVM) instruction. Support for the SVM architecture and the SVM instructions is indicated by CPUID  $Fn8000_0001\_ECX[SVM] = 1$ . For more information on using the CPUID instruction, see the reference page for the CPUID instruction on page 153.

This instruction generates a #UD exception if SVM is not enabled. See "Enabling SVM" in AMD64 Architecture Programmer's Manual Volume 2: System Instructions, order# 24593.

### **Instruction Encoding**

Mnemonic	Opcode	Description
VMSAVE rAX	0F 01 DB	Save additional guest state to VMCB.
Action IF ((MSR_EFER.SVME == EXCEPTION [#UD]	// This ins	TED_MODE)) truction can only be executed in protected with SVM enabled
IF (CPL != 0) EXCEPTION [#GP]	// This ir	nstruction is only allowed at CPL 0
IF (rAX contains an EXCEPTION [#GP]	unsupported syste	em-physical address)
KernelGsBase STAR, LSTAR, CS	TR (including all	hidden state)

### **Related Instructions**

VMLOAD

### **rFLAGS** Affected

None.

Exception	Real		Protecte d	Cause of Exception
Invalid opcode, #UD	х	Х	Х	The SVM instructions are not supported as indicated by CPUID Fn8000_0001_ECX[SVM] = 0.
			Х	Secure Virtual Machine was not enabled (EFER.SVME=0).
	Х	Х		The instruction is only recognized in protected mode.
			Х	CPL was not zero.
General protection, #GP			Х	rAX referenced a physical address above the maximum supported physical address.
			Х	The address in rAX was not aligned on a 4Kbyte boundary.

## WBINVD

## Writeback and Invalidate Caches

Writes all modified lines in all levels of cache associated with this processor to main memory and invalidates the caches. This may or may not include lower level caches associated with another processor that shares any level of this processor's cache hierarchy.

CPUID Fn8000\_001D\_EDX[WBINVD]\_xN indicates the behavior of the processor at various levels of the cache hierarchy. If the feature bit is 0, the instruction causes the invalidation of all lower level caches of other processors sharing the designated level of cache. If the feature bit is 1, the instruction does not necessarily cause the invalidation of all lower level caches of other processors sharing the designated level of caches of other processors sharing the designated level of caches. See Appendix E, "Obtaining Processor Information Via the CPUID Instruction," on page 589 for more information on using the CPUID function.

The INVD instruction can be used when cache coherence with memory is not important.

This instruction does not invalidate TLB caches.

This is a privileged instruction. The current privilege level of a procedure invalidating the processor's internal caches must be zero.

WBINVD is a serializing instruction.

Mnemonic	Opcode	Description		
WBINVD	0F 09	Write modified cache lines to main memory, invalidate internal caches, and trigger external cache flushes.		

### **Related Instructions**

CLFLUSH, INVD

### rFLAGS Affected

None

Exception	Real		Protecte d	Cause of Exception
General protection, #GP		Х	Х	CPL was not 0.

# WRMSR

Write to Model-Specific Register

Writes data to 64-bit model-specific registers (MSRs). These registers are widely used in performance-monitoring and debugging applications, as well as testability and program execution tracing.

This instruction writes the contents of the EDX:EAX register pair into a 64-bit model-specific register specified in the ECX register. The 32 bits in the EDX register are mapped into the high-order bits of the model-specific register and the 32 bits in EAX form the low-order 32 bits.

This instruction must be executed at a privilege level of 0 or a general protection fault #GP(0) will be raised. This exception is also generated if an attempt is made to specify a reserved or unimplemented model-specific register in ECX.

WRMSR is a serializing instruction.

Support for the WRMSR instruction is indicated by CPUID Fn0000\_0001\_EDX[MSR] = 1 OR CPUID Fn8000\_0001\_EDX[MSR] = 1. For more information on using the CPUID instruction, see the description of the CPUID instruction on page 153.

The CPUID instruction can provide model information useful in determining the existence of a particular MSR.

See "Model-Specific Registers (MSRs)" in *Volume 2: System Programming*, for more information about model-specific registers, machine check architecture, performance monitoring and debug registers.

Mnemonic	Opcode	Description
WRMSR	0F 30	Write EDX:EAX to the MSR specified by ECX.

### **Related Instructions**

RDMSR

## rFLAGS Affected

None

## Exceptions

Exception	Real		Protecte d	Cause of Exception
Invalid opcode, #UD	x	Х	х	The WRMSR instruction is not supported, as indicated by CPUID Fn0000_0001_EDX[MSR] = 0 OR CPUID Fn8000_0001_EDX[MSR] = 0.
		Х	Х	CPL was not 0.
General protection,	х		Х	The value in ECX specifies a reserved or unimplemented MSR address.
#GP	Х		Х	Writing 1 to any bit that must be zero (MBZ) in the MSR.
	х		Х	Writing a non-canonical value to a MSR that can only be written with canonical values.

AMD64 Technology

# Appendix A Opcode and Operand Encodings

This appendix specifies the opcode and operand encodings for each instruction in the AMD64 instruction set. As discussed in Chapter 1, "Instruction Encoding," the basic operation and implied operand type(s) of an instruction are encoded by the binary value of the opcode byte. The correspondence between an opcode binary value and its meaning is provided by the *opcode map*.

Each opcode map has 256 entries and can encode up to 256 different operations. Since the AMD64 instruction set comprises more than 256 instructions, multiple opcode maps are utilized to encode the instruction set. A particular opcode map is selected using the instruction encoding syntax diagrammed in Figure 1-1 on page 2. For each opcode map, values may be reserved or utilized for purposes other than encoding an instruction operation.

To preserve compatibility with future instruction architectural extensions, reserved opcodes should not be used. If a means to reliably cause an invalid-opcode exception (#UD) is required, software should use one of the UDx opcodes. These opcodes are set aside for this purpose and will not be used for future instructions. The UD opcodes are located on the secondary opcode map at code points B9h, 0Bh, and FFh.

The following section provides a key to the notation used in the opcode maps to specify the implied operand types.

#### **Opcode-Syntax Notation**

In the opcode maps which follow, each table entry represents a specific form of an instruction, identifying the instruction by its mnemonic and listing the operand or operands peculiar to that opcode. If a register-based operand is specified by the opcode itself, the operand is represented directly using the register mnemonic as defined in "Summary of Registers and Data Types" on page 38. If the operand is encoded in one or more bytes following the opcode byte, the following special notation is used to represent the operand and its encoding in more generic terms.

This special notation, used exclusively in the opcode maps, is composed of three parts:

- an initial capital letter that represents the operand source / destination (register-based, memorybased, or immediate) and how it is encoded in the instruction (either as an immediate, or via the ModRM.reg, ModRM. {mod,r/m}, or VEX/XOP.vvvv fields). For register-based operands, the initial letter also specifies the register type (General-purpose, MMX, YMM/XMM, debug, or control register).
- one, two, or three letter modifier (in lowercase) that represents the data type (for example, byte, word, quadword, packed single-precision floating-point vector).
- *x*, which indicates for an SSE instruction that the instruction supports both vector sizes (128 bits and 256 bits). The specific vector size is encoded in the VEX/XOP.L field. L=0 indicates 128 bits and L=1 indicates 256 bits.

The following list describes the meaning of each letter that is used in the first position of the operand notation:

- A far pointer encoded in the instruction. No ModRM byte in the instruction encoding.
- *B* General-purpose register specified by the VEX or XOP vvvv field.
- *C* Control register specified by the ModRM.reg field.
- *D* Debug register specified by the ModRM.reg field.
- *E* General purpose register or memory operand specified by the r/m field of the ModRM byte. For memory operands, the ModRM byte may be followed by a SIB byte to specify one of the indexed register-indirect addressing forms.
- F rFLAGS register.
- *G* General purpose register specified by the ModRM.reg field.
- *H* YMM or XMM register specified by the VEX/XOP.vvvv field.
- *I* Immediate value encoded in the instruction immediate field.
- J The instruction encoding includes a relative offset that is added to the rIP.
- *L* YMM or XMM register specified using the most-significant 4 bits of an 8-bit immediate value. In legacy or compatibility mode the most significant bit is ignored.
- *M* A memory operand specified by the {mod, r/m} field of the ModRM byte. ModRM.mod  $\neq$  11b.
- *M*\* A sparse array of memory operands addressed using the VSIB addressing mode. See "VSIB Addressing" in Volume 4.
- *N* 64-bit MMX register specified by the ModRM.r/m field. The ModRM.mod field must be 11b.
- *O* The offset of an operand is encoded in the instruction. There is no ModRM byte in the instruction encoding. Indexed register-indirect addressing using the SIB byte is not supported.
- *P* 64-bit MMX register specified by the ModRM.reg field.
- *Q* 64-bit MMX-register or memory operand specified by the {mod, r/m} field of the ModRM byte. For memory operands, the ModRM byte may be followed by a SIB byte to specify one of the indexed register-indirect addressing forms.
- *R* General purpose register specified by the ModRM.r/m field. The ModRM.mod field must be 11b.
- *S* Segment register specified by the ModRM.reg field.
- *U* YMM/XMM register specified by the ModRM.r/m field. The ModRM.mod field must be 11b.
- *V* YMM/XMM register specified by the ModRM.reg field.
- W YMM/XMM register or memory operand specified by the {mod, r/m} field of the ModRM byte. For memory operands, the ModRM byte may be followed by a SIB byte to specify one of the indexed register-indirect addressing forms.

#### 24594—Rev. 3.21—October 2013

- X A memory operand addressed by the DS.rSI registers. Used in string instructions.
- Y A memory operand addressed by the ES.rDI registers. Used in string instructions.

The following list provides the key for the second part of the operand notation:

- *a* Two 16-bit or 32-bit memory operands, depending on the effective operand size. Used in the BOUND instruction.
- *b* A byte, irrespective of the effective operand size.
- *c* A byte or a word, depending on the effective operand size.
- *d* A doubleword (32 bits), irrespective of the effective operand size.
- do A double octword (256 bits), irrespective of the effective operand size.
- *i* A 16-bit integer.
- *j* A 32-bit integer.
- *m* A bit mask of size equal to the source operand.
- *mn* Where n = 2,4,8, or 16. A bit mask of size *n*.
- o An octword (128 bits), irrespective of the effective operand size.
- *o.q* Operand is either the upper or lower half of a 128-bit value.
- *p* A 32-, 48-, 80-bit far pointer, depending on the effective operand size.
- *pb* Vector with byte-wide (8-bit) elements (packed byte).
- pd A double-precision (64-bit) floating-point vector operand (packed double-precision).
- *pdw* Vector composed of 32-bit doublewords.
- *ph* A half-precision (16-bit) floating-point vector operand (packed half-precision)
- pi Vector composed of 16-bit integers (packed integer).
- *pj* Vector composed of 32-bit integers (packed double integer).
- *pk* Vector composed of 8-bit integers (packed half-word integer).
- *pq* Vector composed of 64-bit integers (packed quadword integer).
- pqw Vector composed of 64-bit quadwords (packed quadword).
- *ps* A single-precision floating-point vector operand (packed single-precision).
- *pw* Vector composed of 16-bit words (packed word).
- q A quadword (64 bits), irrespective of the effective operand size.
- *s* A 6-byte or 10-byte pseudo-descriptor.
- sd A scalar double-precision floating-point operand (scalar double).
- sj A scalar doubleword (32-bit) integer operand (scalar double integer).

AMD64 Technology

- ss A scalar single-precision floating-point operand (scalar single).
- v A word, doubleword, or quadword (in 64-bit mode), depending on the effective operand size.
- *w* A word, irrespective of the effective operand size.
- *x* Instruction supports both vector sizes (128 bits or 256 bits). Size is encoded using the VEX/XOP.L field. (L=0: 128 bits; L=1: 256 bits). This symbol may be appended to *ps* or *pd* to represent a packed single- or double-precision floating-point vector of either size; or to *pk*, *pi*, *pj*, or *pq*, to represent a packed 8-bit, 16-bit, 32-bit, or 64-bit packed integer vector of either size.
- *y* A doubleword or quadword depending on effective operand size.
- *z* A word if the effective operand size is 16 bits, or a doubleword if the effective operand size is 32 or 64 bits.

For some instructions, fields in the ModRM or SIB byte are used as encoding extensions. This is indicated using the following notation:

/n A ModRM-byte *reg* field or SIB-byte *base* field, where *n* is a value between zero (000b) and 7 (111b).

For SSE instructions that take scalar operands, VEX/XOP.L field is ignored.

For immediates and memory-based operands, only the size and not the datatype is indicated. Operand widths and datatypes are specified based on the source operands. For instructions where the result overwrites one of the source registers, the data width and datatype of the result may not match that of the source register. See individual instruction descriptions for more details.

## A.1 Opcode Maps

In all of the following opcode maps, cells shaded grey represent reserved opcodes.

## A.1.1 Legacy Opcode Maps

**Primary Opcode Map.** Tables A-1 and A-2 below show the primary opcode map (known in legacy terminology as one-byte opcodes).

Table A-1 below shows those instructions for which the low nibble is in the range 0–7h. Table A-2 on page 440 shows those instructions for which the low nibble is in the range 8–Fh. In both tables, the rows show the full range (0–Fh) of the high nibble, and the columns show the specified range of the low nibble.

Nibble <sup>1</sup>	0	1	2	3	4	5	6	7
0			A	DD			PUSH ES <sup>3</sup>	POP ES <sup>3</sup>
U	Eb, Gb	Ev, Gv	Gb, Eb	Gv, Ev	AL, Ib	rAX, Iz	FUSHES	FOF LS
1			A	DC .			PUSH SS <sup>3</sup>	POP SS <sup>3</sup>
I	Eb, Gb	Ev, Gv	Gb, Eb	Gv, Ev	AL, Ib	rAX, Iz	1 0011 00	
2		l	A			l	seg ES <sup>6</sup>	DAA <sup>3</sup>
_	Eb, Gb	Ev, Gv	Gb, Eb	Gv, Ev	AL, Ib	rAX, Iz		
3				DR	I		seg SS <sup>6</sup>	AAA <sup>3</sup>
-	Eb, Gb	Ev, Gv	Gb, Eb	Gv, Ev	AL, Ib	rAX, Iz		
4			I	1	X prefix <sup>5</sup>			
	eAX	eCX	eDX	eBX	eSP	eBP	eSI	eDI
5					SH			
	rAX/r8	rCX/r9	rDX/r10	rBX/r11	rSP/r12	rBP/r13	rSI/r14	rDI/r15
	PUSHA <sup>3</sup>	POPA <sup>3</sup>	BOUND <sup>3</sup>	ARPL <sup>3</sup> Ew, Gw			operand size	address
6	PUSHD <sup>3</sup>	POPD <sup>3</sup>	Gv, Ma	MOVSXD <sup>4</sup>	seg FS prefix	seg GS prefix	override	size override
	FOSTID	FOFD	01, 110	Gv, Ez	promix	pronx	prefix	prefix
7	JO Jb	JNO Jb	JB Jb	JNB Jb	JZ Jb	JNZ Jb	JBE Jb	JNBE Jb
•		Grou	up 1 <sup>2</sup>	I	TE	ST	XC	HG
8	Eb, lb	Ev, Iz	Eb, lb <sup>3</sup>	Ev, Ib	Eb, Gb	Ev, Gv	Eb, Gb	Ev, Gv
			•	ХС	HG		•	
9	r8, rAX	rCY/r9 rAY	rDX/r10, rAX	rBV/r11 rAV	rSD/r12 rAY	rBD/r13 rAV	rSI/r14, rAX	rDI/r15, rAX
	NOP,PAUSE				131/112, 144	IDF/IIS, IAA	13//14,144	10//13,144
Α		. M	ov		MOVSB	MOVSW/D/Q	CMPSB	CMPSW/D/Q
	AL, Ob	rAX, Ov	Ob, AL	Ov, rAX	Yb, Xb	Yv, Xv	Xb, Yb	Xv, Yv
_		l			vc	l		
В	AL, Ib	CL, Ib	DL, lb	BL, Ib	AH, Ib	CH, lb	DH, Ib	BH, Ib
	r8b, lb	r9b, lb	r10b, lb	r11b, lb	r12b, lb	r13b, lb	r14b, lb	r15b, lb
С	Grou	ıp 2 <sup>2</sup>	RET	near	LES <sup>3</sup> Gz, Mp	LDS <sup>3</sup> Gz, Mp	Grou	p 11 <sup>2</sup>
C	Eb, Ib	Ev, Ib	Iw		VEX escape prefix	VEX escape prefix	Eb, Ib	Ev, Iz
		Grou	up 2 <sup>2</sup>			-		XLAT
D	Eb, 1	Ev, 1	Eb, CL	Ev, CL	AAM lb <sup>3</sup>	AAD lb <sup>3</sup>	invalid	XLAT
_	_~, .		_~, ~L			N	01	JT
	LOOPNE/N7	1 00PE/7						
E	LOOPNE/NZ Jb	LOOPE/Z Jb	LOOP Jb	JrCXZ Jb	AL. Ib	eAX. Ib	lb. AL	lb, eAX
			LOOP Jb REPNE	JrCXZ Jb	AL, Ib HLT	eAX, Ib CMC	lb, AL Grou	lb, eAX ıp 3 <sup>2</sup>

#### Table A-1. Primary Opcode Map (One-byte Opcodes), Low Nibble 0–7h

Notes:

1. Rows in this table show the high opcode nibble, columns show the low opcode nibble (both in hexadecimal).

2. An opcode extension is specified using the reg field of the ModRM byte (ModRM bits [5:3]) which follows the opcode. See Table A-6 on page 447 for details.

3. Invalid in 64-bit mode.

4. Valid only in 64-bit mode.

5. Used as REX prefixes in 64-bit mode.

6. This is a null prefix in 64-bit mode.

8	9	Α	В	С	D	Е	F	
		c	R			PUSH	escape to secondary	
Eb, Gb	Ev, Gv	Gb, Eb	Gv, Ev	AL, Ib	rAX, Iz	63	opcode map	
Eb, Gb	Ev, Gv	SI Gb, Eb	3B Gv, Ev	AL, Ib	rAX, Iz	PUSH DS <sup>3</sup>	POP DS <sup>3</sup>	
Eb, Gb	Ev, Gv	SI Gb, Eb	JB Gv, Ev	AL, Ib	rAX, Iz	seg CS <sup>6</sup>	DAS <sup>3</sup>	
Eb, Gb	Ev, Gv	CI Gb, Eb	MP Gv, Ev	AL, Ib	rAX, Iz	seg DS <sup>6</sup>	AAS <sup>3</sup>	
			DEC <sup>3</sup> / RI	EX prefix <sup>5</sup>	1 1		1	
eAX	eCX	eDX	eBX	eSP	eBP	eSI	eDI	
	POP							
rAX/r8	rCX/r9	rDX/r10	rBX/r11	rSP/r12	rBP/r13	rSI/r14	rDI/r15	
PUSH Iz	IMUL Gv, Ev, Iz	PUSH Ib	IMUL Gv, Ev, Ib	INSB Yb, DX	INSW/D Yz, DX	OUTS/ OUTSB DX, Xb	OUTS OUTSW/D DX, Xz	
JS Jb	JNS Jb	JP Jb	JNP Jb	JL Jb	JNL Jb	JLE Jb	JNLE Jb	
	II	MOV			Group 1a <sup>2</sup>			
Eb, Gb	Ev, Gv	Gb, Eb	Gv, Ev	Mw/Rv, Sw	Gv, M	MOV Sw, Ew	XOP escape prefix	
CBW, CWDE CDQE	CWD, CDQ, CQO	CALL <sup>3</sup> Ap	WAIT FWAIT	PUSHF/D/Q Fv	POPF/D/Q Fv	SAHF	LAHF	
TE	ST	STOSB	STOSW/D/Q	LODSB	LODSW/D/Q	SCASB	SCASW/D/Q	
AL, Ib	rAX, Iz	Yb, AL	Yv, rAX	AL, Xb	rAX, Xv	AL, Yb	rAX, Yv	
			M	ov				
rAX, Iv r8, Iv	rCX, Iv r9, Iv	rDX, Iv r10, Iv	rBX, lv r11, lv	rSP, Iv r12, Iv	rBP, Iv r13, Iv	rSI, Iv r14, Iv	rDI, Iv r15, Iv	
ENTER Iw, Ib	LEAVE	RE <sup>-</sup> Iw	Г far	INT3	INT Ib	INTO <sup>3</sup>	IRET, IRETD	
			x87 inst	ructions			1	
			see Table A-1	5 on page 459				
		JMP		I	N	0	UT	
GALL JZ	Jz	Ap <sup>3</sup>	Jb	AL, DX	eAX, DX	DX, AL	DX, eAX	
			1			Group 4 <sup>2</sup>	Group 5 <sup>2</sup>	
	Eb, Gb Eb, Gb Eb, Gb eAX rAX/r8 PUSH Iz JS Jb Eb, Gb CBW, CWDE CDQE TE AL, Ib rAX, Iv r8, Iv r8, Iv r8, Iv	Eb, GbEv, GvEb, GbEv, GvEb, GbEv, GvEb, GbEv, GveAXeCXrAX/r8rCX/r9PUSHIMUL Gv, Ev, IzJS JbJNS JbEb, GbEv, GvCBW, CWDE CDQECWD, CDQ, CQOTEST AL, IbrAX, IzrAX, Iv r8, IvrCX, Iv r9, IvrAX, Iv BNTER Iw, IbrCX, Iv r9, IvCALL JzCALL Jz	Eb, GbEv, GvGb, EbEb, GbEv, GvGb, EbEb, GbEv, GvGb, EbEb, GbEv, GvGb, EbEb, GbEv, GvGb, EbeAXeCXeDXrAX/r8rCX/r9rDX/r10PUSHIMUL Gv, Ev, IzPUSH IbJS JbJNS JbJP JbCBW, CWDE CDQECWD, CDQ, CQOCALL3 AprAX, Iv rAX, IvrCX, Iv r9, IvrDX, Iv r10, IvrAX, Iv r8, IvrCX, Iv r9, IvrDX, Iv r10, IvrAX, Iv r8, IvrCX, Iv r9, IvrDX, Iv r10, IvrAX, Iv r8, IvrCX, Iv r9, IvrDX, Iv r10, IvENTER Iw, IbLEAVE IwIW	OREb, GbEv, GvGb, EbGv, EvSBBEv, GvGb, EbGv, EvEb, GbEv, GvGb, EbGv, EvEb, GbEv, GvGb, EbGv, EvEb, GbEv, GvGb, EbGv, EvEb, GbEv, GvGb, EbGv, EvCMPEv, GvGb, EbGv, EvEb, GbEv, GvGDXeBXP(AX)eCXeDXeBXPUSHIMUL Gv, Ev, IzPUSHIMUL Gv, Ev, IbJS JbJNS JbJP JbJNP JbJS JbJNS JbJP JbGv, EvCBW, CWDE CDQECWD, CDQ, CQOCALL3 ApWAIT FWAITTEST AL, IbrAX, IzYb, AL Y', rAXMU rAX, IzrAX, Iv r8, Iv r8, IvrCX, Iv r9, IvrDX, Iv r10, IvrBX, Iv r11, IvENTER Iw, IbLEAVERET far IwCALL IzJMPIwX87 inst see Table A-1	OREb, GbEv, GvGb, EbGv, EvAL, IbSBBEb, GbEv, GvGb, EbGv, EvAL, IbCMPEb, GbEv, GvGb, EbGv, EvAL, IbCMPEb, GbEv, GvGb, EbGv, EvAL, IbDEC <sup>3</sup> / REX prefix <sup>5</sup> eAXeCXeDXeBXeSPPOPrAX/r8rCX/r9rDX/r10rBX/r11rSP/r12PUSHIMUL Gv, Ev, IzPUSHIMUL IbINSBJS JbJNS JbJP JbJNP JbJL JbMOVEb, GbEv, GvGb, EbGv, Ev, IbVFWAITFvFvTEST AL, Ib rAX, IzSTOSW/D/Q rAX, IzLODSB rAX, IzMOVrAX, Iv rAX, IvrCX, Iv rDX, Iv rDX, IvrBX, Iv rSP, Iv r10, IvrAX, Iv rAX, IvrCX, Iv rDX, Iv r10, IvrBX, Iv rSP, Iv r11, IvrSP, Iv rSP, Iv r12, IvRET far IwIbLEAVERET far IwINT3VIDAIMPINT3x87 instructions see Table A-15 on page 459	OR         SEB           Eb, Gb         Ev, Gv         Gb, Eb         Gv, Ev         AL, Ib         rAX, Iz           SBB         SUB         SUB         SUB         rAX, Iz         SUB           Eb, Gb         Ev, Gv         Gb, Eb         Gv, Ev         AL, Ib         rAX, Iz           SUB         Ev, Gv         Gb, Eb         Gv, Ev         AL, Ib         rAX, Iz           CMP         Eb, Gb         Ev, Gv         Gb, Eb         Gv, Ev         AL, Ib         rAX, Iz           CMP         Eb, Gb         Ev, Gv         Gb, Eb         Gv, Ev         AL, Ib         rAX, Iz           POP         CAX         eCX         eDX         eBX         eSP         eBP           PVP         rAX/r8         rCX/r9         rDX/r10         rBX/r11         rSP/r12         rBP/r13           PUSH         IMUL         PUSH         IMUL         Gv, Ev, Ib         Yb, DX         Yz, DX           JS Jb         JNS Jb         JP Jb         JNP Jb         JL Jb         JNL Jb           CBW, CWDE         CWD, CDQ,         CALL <sup>3</sup> WAIT         PUSHF/D/Q         POPF/D/Q           CDQ         CAD         Ap         FWAIT	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	

Notes:

1. Rows in this table show the high opcode nibble, columns show the low opcode nibble (both in hexadecimal).

2. An opcode extension is specified using the reg field of the ModRM byte (ModRM bits [5:3]) which follows the opcode. See Table A-6 on page 447 for details.

3. Invalid in 64-bit mode.

4. Valid only in 64-bit mode.

5. Used as REX prefixes in 64-bit mode.

6. This is a null prefix in 64-bit mode.

**Secondary Opcode Map.** As described in "Encoding Syntax" on page 1, the escape code 0Fh indicates the switch from the primary to the secondary opcode map. In legacy terminology, the secondary opcode map is presented as a listing of "two-byte" opcodes where the first byte is 0Fh. Tables A-3 and A-4 show the secondary opcode map.

#### 24594—Rev. 3.21—October 2013

Table A-3 below shows those instructions for which the low nibble is in the range 0–7h. Table A-4 on page 444 shows those instructions for which the low nibble is in the range 8–Fh. In both tables, the rows show the full range (0–Fh) of the high nibble, and the columns show the specified range of the low nibble. Note the added column labeled "prefix."

For the secondary opcode map shown below, the legacy prefixes 66h, F2h, and F3 are repurposed to provide additional opcode encoding space. For those rows that utilize them, the presence of a 66h, F2h, or F3h prefix changes the operation or the operand types specified by the corresponding opcode value.

As discussed in "Encoding Extensions Using the ModRM Byte" on page 447, some opcode values represent a group of instructions. This is denoted in the map entry by "Group *n*", where n = [1:17,P]. Instructions within a group are encoded by the reg field of the ModRM byte. These encodings are specified in Table A-7 on page 449. For some opcodes, both the reg and the r/m field of the ModRM byte are used to extend the encoding. See Table A-8 on page 450.

Prefix	Nibble <sup>1</sup>	0	1	2	3	4	5	6	7
n/a	0	Group 6 <sup>2</sup>	Group 7 <sup>2</sup>	LAR Gv, Ew	LSL Gv, Ew		SYSCALL	CLTS	SYSRET
none		MOV Vps, Wps	UPS Wps, Vps	MOVLPS Vq, Mq MOVHLPS Vo.q, Uo.q	MOVLPS Mq, Vq	UNPCKLPS Vps,Wps	UNPCKHPS Vps,Wps	MOVHPS Vo.q, Mq MOVLHPS Vo.q, Uo.q	MOVHPS Mq, Vo.q
F3	1	MO Vss, Wss	/SS Wss, Vss	MOVSLDUP Vps, Wps				MOVSHDUP Vps, Wps	
66		MOV Vpd, Wpd			/LPD Mq, Vo.q	UNPCKLPD Vo.q, Wo.q	UNPCKHPD Vo.q, Wo.q		VHPD Mq, Vo.q
F2		MOV Vsd, Wsd		MOVDDUP Vo, Wsd					
n/a	2	Rd/q, Cd/q	MC Rd/q, Dd/q	OV <sup>4</sup> Cd/q, Rd/q	Dd/q, Rd/q				
n/a	3	WRMSR	RDTSC	RDMSR	RDPMC	SYSENTER <sup>3</sup>	SYSEXIT <sup>3</sup>		
n/a	4	CMOVO Gv, Ev	CMOVNO Gv, Ev	CMOVB Gv, Ev	CMOVNB Gv, Ev	CMOVZ Gv, Ev	CMOVNZ Gv, Ev	CMOVBE Gv, Ev	CMOVNBE Gv, Ev
none		MOVMSKPS Gd, Ups	SQRTPS Vps, Wps	RSQRTPS Vps, Wps	RCPPS Vps, Wps	ANDPS Vps, Wps	ANDNPS Vps, Wps	ORPS Vps, Wps	XORPS Vps, Wps
F3	5		SQRTSS Vss, Wss	RSQRTSS Vss, Wss	RCPSS Vss, Wss				
66	Ŭ	MOVMSKPD Gd, Upd	SQRTPD Vpd, Wpd			ANDPD Vpd, Wpd	ANDNPD Vpd, Wpd	ORPD Vpd, Wpd	XORPD Vpd, Wpd
F2			SQRTSD Vsd, Wsd						
none		PUN- PCKLBW Pq, Qd	PUN- PCKLWD Pq, Qd	PUN- PCKLDQ Pq, Qd	PACKSSWB Ppi, Qpi	PCMPGTB Ppk, Qpk	PCMPGTW Ppi, Qpi	PCMPGTD Ppj, Qpj	PACKUSWB Ppi, Qpi
F3	c								
66	6	PUN- PCKLBW Vo.q, Wo.q	PUN- PCKLWD Vo.q, Wo.q	PUN- PCKLDQ Vo.q, Wo.q	PACKSSWB Vpi, Wpi	PCMPGTB Vpk, Wpk	PCMPGTW Vpi, Wpi	PCMPGTD Vpj, Wpj	PACKUSWB Vpi, Wpi
F2									
none		PSHUFW Pq, Qq, Ib				PCMPEQB Ppk, Qpk	PCMPEQW Ppi, Qpi	PCMPEQD Ppj, Qpj	EMMS
F3	7	PSHUFHW Vq, Wq, Ib	Group 12 <sup>2</sup>	Group 13 <sup>2</sup>	Group 14 <sup>2</sup>				
66		PSHUFD Vo, Wo, Ib	510up 12	Group 13	G100p 14	PCMPEQB Vpk, Wpk	PCMPEQW Vpi, Wpi	PCMPEQD Vpj, Wpj	
F2		PSHUFLW Vq, Wq, Ib							

#### Table A-3. Secondary Opcode Map (Two-byte Opcodes), Low Nibble 0–7h

Notes:

1. Rows show the high opcode nibble, columns show the low opcode nibble (both in hexadecimal). All opcodes in this map are immediately preceeded in the instruction encoding by the escape byte 0Fh.

2. An opcode extension is specified using the reg field of the ModRM byte (ModRM bits [5:3]) which follows the opcode. See Table A-7 on page 449 for details.

3. Invalid in long mode.

4. Operand size is based on processor mode.

Prefix	Nibble <sup>1</sup>	0	1	2	3	4	5	6	7
n/a	8	JO Jz	JNO Jz	JB Jz	JNB Jz	JZ Jz	JNZ Jz	JBE Jz	JNBE Jz
n/a	9	SETO Eb	SETNO Eb	SETB Eb	SETNB Eb	SETZ Eb	SETNZ Eb	SETBE Eb	SETNBE Eb
n/a	Α	PUSH FS	POP FS	CPUID	BT Ev, Gv	SH Ev, Gv, Ib	LD Ev, Gv, CL		
n/a	В	CMP) Eb, Gb	(CHG Ev, Gv	LSS Gz, Mp	BTR Ev, Gv	LFS Gz, Mp	LGS Gz, Mp	M Gv, Eb	OVZX Gv, Ew
none		XA		CMPPS Vps, Wps, Ib	MOVNTI My, Gy	PINSRW Pq, Ew, Ib	PEXTRW Gd, Nq, Ib	SHUFPS Vps, Wps, Ib	
F3				CMPSS Vss, Wss, Ib					Group 9 <sup>2</sup>
66	С	Eb, Gb	Eb, Gb Ev, Gv	CMPPD Vpd, Wpd, Ib		PINSRW Vo, Ew, Ib	PEXTRW Gd, Uo, Ib	SHUFPD Vpd, Wpd, Ib	Mq
F2				CMPSD Vsd, Wsd, Ib					
none			PSRLW Pq, Qq	PSRLD Pq, Qq	PSRLQ Pq, Qq	PADDQ Pq, Qq	PMULLW Pq, Qq		PMOVMSKB Gd, Nq
F3	D							MOVQ2DQ Vo, Nq	
66		ADDSUBPD Vpd, Wpd	PSRLW Vo, Wo	PSRLD Vo, Wo	PSRLQ Vo, Wo	PADDQ Vo, Wo	PMULLW Vo, Wo	MOVQ Wq, Vq	PMOVMSKB Gd, Uo
F2		ADDSUBPS Vps, Wps						MOVDQ2Q Pq, Uq	
none		PAVGB Pq, Qq	PSRAW Pq, Qq	PSRAD Pq, Qq	PAVGW Pq, Qq	PMULHUW Pq, Qq	PMULHW Pq, Qq		MOVNTQ Mq, Pq
F3	Е							CVTDQ2PD Vpd, Wpj	
66		PAVGB Vo, Wo	PSRAW Vo, Wo	PSRAD Vo, Wo	PAVGW Vo, Wo	PMULHUW Vo, Wo	PMULHW Vo, Wo	CVTTPD2DQ Vpj, Wpd	MOVNTDQ Mo, Vo
F2			<b>BOI</b>			<b>B1</b>		CVTPD2DQ Vpj, Wpd	
none			PSLLW Pq, Qq	PSLLD Pq, Qq	PSLLQ Pq, Qq	PMULUDQ Pq, Qq	PMADDWD Pq, Qq	PSADBW Pq, Qq	MASKMOVQ Pq, Nq
F3	F		<b>BOI</b>			<b>B1</b>		<b>BOAD</b>	
66			PSLLW Vpw, Wo.q	PSLLD Vpwd, Wo.q	PSLLQ Vpqw, Wo.q	PMULUDQ Vpj, Wpj	PMADDWD Vpi, Wpi	PSADBW Vpk, Wpk	MASKMOVDQU Vpb, Upb
F2		LDDQU Vo, Mo							

#### Table A-3. Secondary Opcode Map (Two-byte Opcodes), Low Nibble 0–7h (continued)

Notes:

1. Rows show the high opcode nibble, columns show the low opcode nibble (both in hexadecimal). All opcodes in this map are immediately preceeded in the instruction encoding by the escape byte 0Fh.

 An opcode extension is specified using the reg field of the ModRM byte (ModRM bits [5:3]) which follows the opcode. See Table A-7 on page 449 for details.

3. Invalid in long mode.

4. Operand size is based on processor mode.

Prefix	Nibble <sup>1</sup>	8	9	Α	В	С	D	E	F
							Group P <sup>2</sup>		3DNow!
n/a	0	INVD	WBINVD		UD2		PREFETCH	FEMMS	See "3DNow!™ Opcodes" on page 455
n/a	1	Group 16 <sup>2</sup>	NOP <sup>3</sup>	NOP <sup>3</sup>	NOP <sup>3</sup>	NOP <sup>3</sup>	NOP <sup>3</sup>	NOP <sup>3</sup>	NOP <sup>3</sup>
		MOV	APS	CVTPI2PS	MOVNTPS	CVTTPS2PI	CVTPS2PI	UCOMISS	COMISS
none		Vps, Wps	Wps, Vps	Vps, Qpj	Mo, Vps	Ppj, Wps	Ppj, Wps	Vss, Wss	Vss, Wss
F3				CVTSI2SS	MOVNTSS	CVTTSS2SI	CVTSS2SI		
15	2			Vss, Ey	Md, Vss	Gy, Wss	Gy, Wss		
66	~	MOV	APD	CVTPI2PD	MOVNTPD	CVTTPD2PI	CVTPD2PI	UCOMISD	COMISD
66		Vpd, Wpd	Wpd, Vpd	Vpd, Qpj	Mo, Vpd	Ppj, Wpd	Ppj, Wpd	Vsd, Wsd	Vsd, Wsd
F2				CVTSI2SD	MOVNTSD	CVTTSD2SI	CVTSD2SI		
Г2				Vsd, Ey	Mq, Vsd	Gy, Wsd	Gy, Wsd		
n/a	3	Escape to 0F_38h		Escape to 0F_3Ah					
		opcode map		opcode map					
n/a	4	CMOVS	CMOVNS	CMOVP	CMOVNP	CMOVL	CMOVNL	CMOVLE	CMOVNLE
		Gv, Ev	Gv, Ev	Gv, Ev	Gv, Ev	Gv, Ev	Gv, Ev	Gv, Ev	Gv, Ev
none		ADDPS	MULPS	CVTPS2PD	CVTDQ2PS	SUBPS	MINPS	DIVPS	MAXPS
		Vps, Wps	Vps, Wps	Vpd, Wps	Vps, Wo	Vps, Wps	Vps, Wps	Vps, Wps	Vps, Wps
F3		ADDSS	MULSS	CVTSS2SD	CVTTPS2D Q	SUBSS	MINSS	DIVSS	MAXSS
	5	Vss, Wss	Vss, Wss	Vsd, Wss	Vo, Wps	Vss, Wss	Vss, Wss	Vss, Wss	Vss, Wss
66		ADDPD	MULPD	CVTPD2PS	CVTPS2DQ	SUBPD	MINPD	DIVPD	MAXPD
00		Vpd, Wpd	Vpd, Wpd	Vps, Wpd	Vo, Wps	Vpd, Wpd	Vpd, Wpd	Vpd, Wpd	Vpd, Wpd
F2		ADDSD	MULSD	CVTSD2SS		SUBSD	MINSD	DIVSD	MAXSD
F <b>Z</b>		Vsd, Wsd	Vsd, Wsd	Vss, Wsd		Vsd, Wsd	Vsd, Wsd	Vsd, Wsd	Vsd, Wsd
none		PUNPCK- HBW	PUNPCK- HWD	PUNPCK- HDQ	PACKSSDW			MOVD	ΜΟνα
		Pq, Qd	Pq, Qd	Pq, Qd	Pq, Qq			Py, Ey	Pq, Qq
F3									MOVDQU Vo, Wo
66	6	PUNPCK- HBW	PUNPCK- HWD	PUNPCK- HDQ	PACKSSDW	PUNPCK- LQDQ	PUNPCK- HQDQ	MOVD	MOVDQA
-		Vo, Wq	Vo, Wq	Vo, Wq	Vo, Wo	Vo, Wq	Vo, Wq	Vy, Ey	Vo, Wo
F2									
Notes:	1	1							

#### Table A-4. Secondary Opcode Map (Two-byte Opcodes), Low Nibble 8-Fh

Notes:

1. Rows show the high opcode nibble, columns show the low opcode nibble (both in hexadecimal). All opcodes in this map are immediately preceeded in the instruction encoding by the escape byte 0Fh.

2. An opcode extension is specified using the reg field of the ModRM byte (ModRM bits [5:3]) which follows the opcode. See Table A-7 on page 449 for details.

3. This instruction takes a ModRM byte.

Prefix	Nibble <sup>1</sup>	8	9	Α	В	С	D	Е	F
none								MOVD	MOVQ
HOUR								Ey, Py	Qq, Pq
F3								MOVQ	MOVDQU
	_							Vq, Wq	Wo, Vo
66	7	Group 17 <sup>2</sup>	EXTRQ			HADDPD	HSUBPD	MOVD	MOVDQA
			Vo.q, Uo			Vpd, Wpd	Vpd, Wpd	Ey, Vy	Wo, Vo
F2		INSERTQ	INSERTQ			HADDPS	HSUBPS		
F2		Vo.q, Uo.q, Ib, Ib	Vo.q, Uo			Vps, Wps	Vps, Wps		
n/a	8	JS	JNS	JP	JNP	JL	JNL	JLE	JNLE
in a	Ŭ	Jz	Jz	Jz	Jz	Jz	Jz	Jz	Jz
n/a	9	SETS	SETNS	SETP	SETNP	SETL	SETNL	SETLE	SETNLE
		Eb	Eb	Eb	Eb	Eb	Eb	Eb	Eb
n/a	Α	PUSH	POP	RSM	BTS	SH		Group 15 <sup>2</sup>	IMUL
		GS	GS	2	Ev, Gv	Ev, Gv, Ib	Ev, Gv, CL		Gv, Ev
none			Group 10 <sup>2</sup>	Group 8 <sup>2</sup>	BTC	BSF	BSR	MO	-
				Ev, Ib	Ev, Gv	Gv, Ev	Gv, Ev	Gv, Eb	Gv, Ew
F3	В	POPCNT				TZCNT			
		Gv, Ev				Gv, Ev	Gv, Ev		
F2									
n/a	С				BS	NAP			
II/a	C	rAX/r8	rCX/r9	rDX/r10	rBX/r11	rSP/r12	rBP/r13	rSI/r14	rDI/r15
none		PSUBUSB	PSUBUSW	PMINUB	PAND	PADDUSB	PADDUSW	PMAXUB	PANDN
none		Pq, Qq	Pq, Qq	Pq, Qq	Pq, Qq	Pq, Qq	Pq, Qq	Pq, Qq	Pq, Qq
F3									
	D	PSUBUSB	PSUBUSW	PMINUB	PAND	PADDUSB	PADDUSW	PMAXUB	PANDN
66		Vo, Wo	Vo, Wo	Vo, Wo	Vo, Wo	Vo, Wo	Vo, Wo	Vo, Wo	Vo, Wo
F2									,
none		PSUBSB	PSUBSW	PMINSW	POR	PADDSB	PADDSW	PMAXSW	PXOR
none		Pq, Qq	Pq, Qq	Pq, Qq	Pq, Qq	Pq, Qq	Pq, Qq	Pq, Qq	Pq, Qq
F3									
0.2	E	PSUBSB	PSUBSW	PMINSW	POR	PADDSB	PADDSW	PMAXSW	PXOR
66		Vo, Wo	Vo, Wo	Vo, Wo	Vo, Wo	Vo, Wo	Vo, Wo	Vo, Wo	Vo, Wo
F2									
Notes:	l								

Table A-4.	Secondary Opcode Map (Two-byte Opcodes), Low Nibble 8–Fh
------------	--

Notes:

1. Rows show the high opcode nibble, columns show the low opcode nibble (both in hexadecimal). All opcodes in this map are immediately preceeded in the instruction encoding by the escape byte 0Fh.

 An opcode extension is specified using the reg field of the ModRM byte (ModRM bits [5:3]) which follows the opcode. See Table A-7 on page 449 for details.

3. This instruction takes a ModRM byte.

Prefix	Nibble <sup>1</sup>	8	9	Α	В	С	D	E	F
nono		PSUBB	PSUBW	PSUBD	PSUBQ	PADDB	PADDW	PADDD	
none		Pq, Qq							
F3	_								
66	F	PSUBB	PSUBW	PSUBD	PSUBQ	PADDB	PADDW	PADDD	UD0
66		Vo, Wo							
F2									

Table Δ.4	Secondary	v Oncode Man	(Two-hyte O	ncodes)	Low Nibble 8–Fh
	Secondary	y Opcoue Map		pcoues,	

Rows show the high opcode nibble, columns show the low opcode nibble (both in hexadecimal). All opcodes in this
map are immediately preceeded in the instruction encoding by the escape byte 0Fh.

2. An opcode extension is specified using the reg field of the ModRM byte (ModRM bits [5:3]) which follows the opcode. See Table A-7 on page 449 for details.

3. This instruction takes a ModRM byte.

**rFLAGS Condition Codes for CMOV***cc*, *Jcc*, **and SET***cc* **Instructions**. Table A-5 shows the rFLAGS condition codes specified by the low nibble in the opcode of the CMOV*cc*, *Jcc*, and SET*cc* instructions.

Low Nibble of Opcode (hex)	rFLAGS Value	<i>cc</i> Mnemonic	Arithmetic Type	Condition(s)
0	OF = 1	0	Signad	Overflow
1	OF = 0	NO	Signed	No Overflow
2	CF = 1	B, C, NAE		Below, Carry, Not Above or Equal
3	CF = 0	NB, NC, AE		Not Below, No Carry, Above or Equal
4	ZF = 1	Z, E	Unsigned	Zero, Equal
5	ZF = 0	NZ, NE	Unsigned	Not Zero, Not Equal
6	CF = 1 or ZF = 1	BE, NA		Below or Equal, Not Above
7	CF = 0 and ZF = 0	NBE, A		Not Below or Equal, Above
8	SF = 1	S	Signed	Sign
9	SF = 0	NS	Signed	Not Sign
A	PF = 1	P, PE	n/a	Parity, Parity Even
В	PF = 0	NP, PO	11/a	Not Parity, Parity Odd
С	(SF xor OF) = 1	L, NGE		Less than, Not Greater than or Equal to
D	(SF xor OF) = 0	NL, GE		Not Less than, Greater than or Equal to
E	(SF xor OF) = 1 or ZF = 1	LE, NG	Signed	Less than or Equal to, Not Greater than
F	(SF xor OF) = 0 and ZF = 0	NLE, G		Not Less than or Equal to, Greater than

## Table A-5. rFLAGS Condition Codes for CMOVcc, Jcc, and SETcc

**Encoding Extensions Using the ModRM Byte.** The ModRM byte, which immediately follows the opcode byte, is used in certain instruction encodings to provide additional opcode bits with which to define the function of the instruction. ModRM bytes have three fields—*mod, reg,* and r/m, as shown in Figure A-1.



Figure A-1. ModRM-Byte Fields

In most cases, the *reg* field (bits [5:3]), and in some cases, the r/m field (bits [2:0]) provide the additional bits used to extend the encodings of the opcode byte. In the case of the x87 floating-point instructions, the entire ModRM byte is used to extend the opcode encodings.

Table A-6 shows how the ModRM.*reg* field is used to extend the range of opcodes in the primary opcode map. The opcode ranges are organized into *groups* of opcode extensions. The group number is shown in the left-most column. These groups are referenced in the primary opcode map shown in Table A-1 on page 439 and Table A-2 on page 440. An entry of "n.a." in the Prefix column means that prefixes are not applicable to the opcodes in that row. Prefixes only apply to certain 64-bit media and SSE instructions.

Table A-7 on page 449 shows how the ModRM.*reg* field is used to extend the range of the opcodes in the secondary opcode map.

The /0 through /7 notation for the ModRM *reg* field (bits [5:3]) in the tables below means that the three-bit field contains a value from zero (000b) to 7 (111b).

Group	Prefix	Opcode	ModRM <i>reg</i> Field								
Number	Fielix	opcode	/0	/1	/2	/3	/4	/5	/6	/7	
		80	ADD	OR	ADC	SBB	AND	SUB	XOR	CMP	
		00	Eb, lb	Eb, Ib	Eb, lb	Eb, lb	Eb, lb	Eb, Ib	Eb, lb	Eb, Ib	
		81	ADD	OR	ADC	SBB	AND	SUB	XOR	СМР	
Group 1			Ev, Iz	Ev, Iz	Ev, Iz	Ev, Iz	Ev, Iz	Ev, Iz	Ev, Iz	Ev, Iz	
Group i	n/a	00	ADD	OR	ADC	SBB	AND	SUB	XOR	CMP	
		82	Eb, lb <sup>2</sup>	Eb, lb <sup>2</sup>	Eb, lb <sup>2</sup>	Eb, lb <sup>2</sup>	Eb, lb <sup>2</sup>	Eb, lb <sup>2</sup>	Eb, lb <sup>2</sup>	Eb, Ib <sup>2</sup>	
		83	ADD	OR	ADC	SBB	AND	SUB	XOR	CMP	
		03	Ev, Ib	Ev, Ib	Ev, Ib	Ev, Ib	Ev, Ib	Ev, Ib	Ev, Ib	Ev, Ib	

 Table A-6.
 ModRM.reg Extensions for the Primary Opcode Map<sup>1</sup>

Notes:

1. See Table A-7 on page 449 for ModRM extensions for the secondary (two-byte) ocode map.

2. Invalid in 64-bit mode.

3. This instruction takes a ModRM byte.

4. Reserved prefetch encodings are aliased to the /0 encoding (PREFETCH Exclusive) for future compatibility.

Group	Prefix	Opcode				ModRM	reg Field			
Number	FIEIIX	Opcode	/0	/1	/2	/3	/4	/5	/6	/7
C	1	05	POP							
Group 1a	n/a	8F	Ev							
		<u></u>	ROL	ROR	RCL	RCR	SHL/SAL	SHR	SHL/SAL	SAR
		C0	Eb, lb	Eb, lb	Eb, Ib	Eb, lb	Eb, Ib	Eb, lb	Eb, Ib	Eb, Ib
		04	ROL	ROR	RCL	RCR	SHL/SAL	SHR	SHL/SAL	SAR
		C1	Ev, Ib	Ev, Ib	Ev, Ib	Ev, Ib				
		DO	ROL	ROR	RCL	RCR	SHL/SAL	SHR	SHL/SAL	SAR
Group 2	<b>n</b> /a	D0	Eb, 1	Eb, 1	Eb, 1	Eb, 1				
Group z	n/a	D1	ROL	ROR	RCL	RCR	SHL/SAL	SHR	SHL/SAL	SAR
		D1	Ev, 1	Ev, 1	Ev, 1	Ev, 1				
		D2	ROL	ROR	RCL	RCR	SHL/SAL	SHR	SHL/SAL	SAR
		02	Eb, CL	Eb, CL	Eb, CL	Eb, Cl				
		D3	ROL	ROR	RCL	RCR	SHL/SAL	SHR	SHL/SAL	SAR
			Ev, CL	Ev, CL	Ev, CL	Ev, CL				
		F6	TEST		NOT	NEG	MUL	IMUL	DIV	IDIV
Group 3	-	го	Eb	Eb,lb		Eb	Eb	Eb	Eb	Eb
Group 3	n/a	F7	TE	ST	NOT	NEG	MUL	IMUL	DIV	IDIV
		F/	Ev	,lz	Ev	Ev	Ev	Ev	Ev	Ev
Group 4	n/a	FE	INC	DEC						
Group 4	II/d	L L L	Eb	Eb						
Group 5	n/a	FF	INC	DEC	CALL	CALL	JMP	JMP	PUSH	
Group 5	n/d	ΓF	Ev	Ev	Ev	Мр	Ev	Мр	Ev	
	n/a	C6	MOV							
Group 11	11/a		Eb,lb							
Sloup II	n/a	67	MOV							
	n/a	C7	Ev,lz							

## Table A-6. ModRM.reg Extensions for the Primary Opcode Map<sup>1</sup> (continued)

Notes:

1. See Table A-7 on page 449 for ModRM extensions for the secondary (two-byte) ocode map.

2. Invalid in 64-bit mode.

3. This instruction takes a ModRM byte.

4. Reserved prefetch encodings are aliased to the /0 encoding (PREFETCH Exclusive) for future compatibility.

Group	Prefix	Opcode				ModRM	reg Field			
Number	FIGUX	Opcode	/0	/1	/2	/3	/4	/5	/6	/7
Group 6	n/a	00	SLDT Mw/Rv	STR Mw/Rv	LLDT Ew	LTR Ew	VERR Ew	VERW Ew		
Group 7	n/a	01	SGDT Ms	SIDT Ms MONITOR <sup>1</sup> MWAIT	LGDT Ms XGETBV <sup>1</sup> XSETBV	LIDT Ms SVM <sup>1</sup>	SMSW Mw / Rv		LMSW Ew	INVLPG Mb SWAPGS <sup>1</sup> RDTSCP
Group 8	n/a	ВА					BT Ev, Ib	BTS Ev, lb	BTR Ev, Ib	BTC Ev, lb
Group 9	n/a	C7		CMPXCHG 8B Mq CMPXCHG 16B Mo					RDRAND Rv	
Group 10	n/a	В9				U	D1			
	none				PSRLW		PSRAW		PSLLW	
	none				Nq, Ib		Nq, Ib		Nq, Ib	
Group 12	66	71			PSRLW		PSRAW		PSLLW	
•					Uo, Ib		Uo, Ib		Uo, Ib	
	F2, F3									
					PSRLD		PSRAD		PSLLD	
	none				Nq, Ib		Nq, Ib		Nq, Ib	
Group 13	66	72			PSRLD		PSRAD		PSLLD	
Group 15	00	12			Uo, Ib		Uo, Ib		Uo, Ib	
	F2, F3									
					PSRLQ				PSLLQ	
	none				Nq, Ib				Nq, Ib	
Group 14	66	73			PSRLQ	PSRLDQ			PSLLQ	PSLLDQ
310up 14	00	13			Uo, Ib	Uo, Ib			Uo, Ib	Uo, Ib
	F2, F3									

#### Table A-7. ModRM.reg Extensions for the Secondary Opcode Map

Notes:

1. Opcode is extended further using the r/m field of the ModRM byte in conjunction with the reg field. See Table A-8 on page 450 for ModRM.r/m extensions of this opcode.

2. Invalid in 64-bit mode.

3. This instruction takes a ModRM byte.

4. Reserved prefetch encodings are aliased to the /0 encoding (PREFETCH Exclusive) for future compatibility.

5. ModRM.mod = 11b.

6.  $ModRM.mod \neq 11b$ .

7.  $ModRM.mod \neq 11b$ , ModRM.mod = 11b is an invalid encoding.

Prefix	Opcode	ModRM reg Field									
FIGUX	Opcode	/0	/1	/2	/3	/4	/5	/6	/7		
			EVDETOD		STMYCED		LFENCE <sup>5</sup>	MFENCE <sup>5</sup>	SFENCE <sup>5</sup>		
none	AE	M	M	Md	Md	XSAVE M <sup>6</sup>	XRSTOR M <sup>6</sup>	XSAVE- OPT M <sup>6</sup>	CLFLUSH Mb <sup>6</sup>		
E3		RDFSBASE	RDGSBASE	WRFSBASE	WRGSBASE						
ГJ		Rv	Rv	Rv	Rv						
66, F2											
<b>n</b> /a	40	PREFETCH	PREFETCH	PREFETCH	PREFETCH	NOP <sup>4</sup>	NOP <sup>4</sup>	NOP <sup>4</sup>	NOP <sup>4</sup>		
n/a.	10	NTA	Т0	T1	T2						
66		EXTRQ									
00	79	Vo.q, lb, lb									
none, F2, F3	78										
nla	00	PREFETCH	PREFETCH	PREFETCH	PREFETCH	PREFETCH	PREFETCH	PREFETCH	PREFETCH		
n/a.	n/a.	0D	Exclusive	Modified	Reserved <sup>4</sup>	Modified	Reserved <sup>4</sup>	Reserved <sup>4</sup>	Reserved <sup>4</sup>	Reserved <sup>4</sup>	
	none F3 66, F2 n/a. 66 none, F2, F3	none F3 66, F2 n/a. 18 66 66 78 F2, F3	none70noneFXSAVE MF3AEF3RDFSBASE Rv66, F2Image: Second se	none     70     71       none     F3     FXSAVE     FXRSTOR       F3     AE     RDFSBASE     RDGSBASE       66, F2     RV     RV       n/a.     18     PREFETCH     PREFETCH       none,     78     EXTRQ     Vo.q, lb, lb       n/a.     0D     PREFETCH     PREFETCH	none/0/1/2none $FXSAVE$ $FXRSTOR$ $LDMXCSR$ F3 $AE$ $RDFSBASE$ $RDGSBASE$ $WRFSBASE$ 66, F2 $PREFETCH$ $Rv$ $Rv$ n/a.18 $PREFETCH$ $PREFETCH$ $PREFETCH$ n/a.18 $PREFETCH$ $PREFETCH$ $PREFETCH$ 66 $78$ $EXTRQ$ $Vo.q. Ib, Ib$ $Ione$ none, $78$ $PREFETCH$ $PREFETCH$ $PREFETCH$ n/a.0D $PREFETCH$ $PREFETCH$ $PREFETCH$	none/0/1/2/3none $AE$ $FXSAVE$ M $FXRSTOR$ M $LDMXCSR$ Md $STMXCSR$ MdF3 $AE$ $RDFSBASE$ $Rv$ $RDGSBASE$ $Rv$ $WRFSBASE$ $Rv$ $WRGSBASE$ $Rv$ 66, F2 $RV$ $RV$ $RVFSBASE$ $Rv$ $WRGSBASE$ $Rv$ n/a.18 $PREFETCH$ $NTA$ $PREFETCH$ $T0$ $PREFETCH$ $T1$ 66 $RV$ $RV$ $RV$ 66 $RV$	Image: Non-triangle stateImage: Non-triangle sta	none/0/1/2/3/4/5none $AE$ FXSAVE MFXRSTOR MLDMXCSR MdSTMXCSR MdXSAVE M6LFENCE5 XSAVE M6F3AERDFSBASE RvRDGSBASE 	$10$ $10$ $11$ $12$ $13$ $14$ $15$ $16$ none $AE$ $FXSAVE$ M $FXRSTOR$ M $LDMXCSR$ Md $STMXCSR$ Md $XSAVE M^6$ $LFENCE^5$ $XSATORM^6MFENCE^5XSAVE-OPT M^6F3AERDFSBASERvRDGSBASERvWRFSBASERvWRGSBASERvVSAVE M^6MFENCE^5XSAVE-OPT M^666, F2RDFSBASERvRDGSBASERvWRFSBASERvWRGSBASERvISCAPPAPAPAPAPAPAPAPAPAPAPAPAPAPAPAPAPAPA$		

#### Table A-7. ModRM.reg Extensions for the Secondary Opcode Map (continued)

Notes:

1. Opcode is extended further using the r/m field of the ModRM byte in conjunction with the reg field. See Table A-8 on page 450 for ModRM.r/m extensions of this opcode.

- 2. Invalid in 64-bit mode.
- 3. This instruction takes a ModRM byte.
- 4. Reserved prefetch encodings are aliased to the /0 encoding (PREFETCH Exclusive) for future compatibility.
- 5. ModRM.mod = 11b.
- 6.  $ModRM.mod \neq 11b$ .
- 7. ModRM.mod ≠ 11b, ModRM.mod = 11b is an invalid encoding.

**Secondary Opcode Map, ModRM Extensions for Opcode 01h**. Table A-8 below shows the ModRM byte encodings for the 01h opcode. In the table the full ModRM byte is listed below the instruction in hexadecimal. For all instructions shown, the ModRM byte is immediately preceeded by the byte string {0Fh, 01h} in the instruction encoding.

Table A-8. Opcode 01h ModRM Extensions

reg Field				ModRM.r	/m Field				
reg rielu	0	1	2	3	4	5	6	7	
/1	MONITOR (C8)	MWAIT (C9)							
/2	XGETBV (D0)	XSETBV (D1)							
/3	VMRUN (D8)	VMMCALL (D9)	VMLOAD (DA)	VMSAVE (DB)	STGI (DC)	CLGI (DD)	SKINIT (DE)	INVLPGA (DF)	
/7	SWAPGS (F8)	RDTSCP (F9)							
		ModRM.mod = 11b							

**0F\_38h and 0F\_3Ah Opcode Maps.** The 0F\_38h and 0F\_3Ah opcode maps are used primarily to encode the legacy SSE instructions. In legacy terminology, these maps are presented as three-byte opcodes where the first two bytes are {0Fh, 38h} and {0Fh, 3Ah} respectively.

24594—Rev. 3.21—October 2013

In these maps the legacy prefixes F2h and F3h are repurposed to provide additional opcode encoding space. In rows [0:E] the legacy prefix 66h is also used to modify the opcode. However, in row F, 66h is used as an operand-size override. See the CRC32 instruction as an example.

The 0F\_38h opcode map is presented below in Tables A-9 and A-10. The 0F\_3Ah opcode map is presented in Tables A-11 and A-12.

Prefix	Opcode	x0h	x1h	x2h	x3h	x4h	x5h	x6h	x7h
		PSHUFB	PHADDW	PHADDD	PHADDSW	PMADDUBSW	PHSUBW	PHSUBD	PHSUBSW
ione		Ppb, Qpb	Ppi, Qpi	Ррј, Qрј	Ppi, Qpi	Ppk, Qpk	Ppi, Qpi	Ppj, Qpj	Ppi, Qpi
	0xh	PSHUFB	PHADDW	PHADDD	PHADDSW	PMADDUBSW	PHSUBW	PHSUBD	PHSUBSW
66h		Vpb, Wpb	Vpi, Wpi	Vpj, Wpj	Vpi, Wpi	Vpk, Wpk	Vpi, Wpi	Vpj, Wpj	Vpi, Wpi
one									
	1xh	PBLENDVB				BLENDVPS	BLENDVPD		PTEST
66h		Vpb, Wpb				Vps, Wps	Vpd, Wpd		Vo, Wo
ione									
	2xh	PMOVSXBW	PMOVSXBD	PMOVSXBQ	PMOVSXWD	PMOVSXWQ	PMOVSXDQ		
66h		Vpi, Wpk	Vpj, Wpk	Vpq, Wpk	Vpj, Wpi	Vpq, Wpi	Vpq, Wpj		
none									
	3xh	PMOVZXBW	PMOVZXBD	PMOVZXBQ	PMOVZXWD	PMOVZXWQ	PMOVZXDQ		PCMPGTQ
66h		Vpi, Wpk	Vpj, Wpk	Vpq, Wpk	Vpj, Wpi	Vpq, Wpi	Vpq, Wpj		Vpq, Wpq
none									
	4xh								
66h		PMULLD Vpj, Wpj	PHMINPOSUW Vpi, Wpi						
•••	5xh-Exh								
		MOVBE	MOVBE						
ione		Gv, Mv	Mv, Gv						
		CRC32	CRC32						
F2h	Fxh	Gy, Eb	Gy, Ev						
66h		CRC32	CRC32						
and F2h		Gy, Eb	Gy, Ev						

## Table A-9. 0F\_38h Opcode Map, Low Nibble = [0h:7h]

Prefix	Opcode	x8h	x9h	xAh	xBh	xCh	xDh	xEh	xFh
		PSIGNB	PSIGNW	PSIGND	PMULHRSW				
none		Ppk, Qpk	Ppi, Qpi	Ppj, Qpj	Ppi, Qpi				
	0xh	PSIGNB	PSIGNW	PSIGND	PMULHRSW				
66h		Vpk, Wpk	Vpi, Wpi	Vpj, Wpj	Vpi, Wpi				
						PABSB	PABSW	PABSD	
none						Ppk, Qpk	Ppi, Qpi	Ррј, Qрј	
	1xh					PABSB	PABSW	PABSD	
66h						Vpk, Wpk	Vpi, Wpi	Vpj, Wpj	
none									
	2xh	PMULDQ	PCMPEQQ	MOVNTDQA	PACKUSDW				
66h		Vpq, Wpj	Vpq, Wpq	Vo, Mo	Vpi, Wpj				
none									
	3xh	PMINSB	PMINSD	PMINUW	PMINUD	PMAXSB	PMAXSD	PMAXUW	PMAXUD
66h		Vpk, pk	Vpj, Wpj	Vpi, Wpi	Vpj, Wpj	Vpk, Wpk	Vpj, Wpj	Vpi, Wpi	Vpj, Wpj
	4xh-Cxh								
					AESIMC	AESENC	AESENCLAST	AESDEC	AESDECLAST
66h	Dxh				Vo, Wo	Vo, Wo	Vo, Wo	Vo, Wo	Vo, Wo
	Exh-Fxh								

Table A-10.	0F_38h Opcode Map, Low Nibble = [8h:Fh]
-------------	---

PerksOpcodex0hx1hx2hx3hx4hx5hx5hx6hx7hnd0ch11111111111none $\mu_{h}$					• •		<u> </u>			
indexindexindexindexindexindexindexindexindexnone $\lambda_{h}$ </td <td>Prefix</td> <td>Opcode</td> <td>x0h</td> <td>x1h</td> <td>x2h</td> <td>x3h</td> <td>x4h</td> <td>x5h</td> <td>x6h</td> <td>x7h</td>	Prefix	Opcode	x0h	x1h	x2h	x3h	x4h	x5h	x6h	x7h
Image: constraint of the section o	n/a	0xh								
66h1IslamIslamIslamIslamIslamMb, Vpk, Ib PKTRBMw, Vpw, Ib PKTRWEd, Vpi, Ib PKTRWMd, Vps, Ib PKTRUMd, Vps, Vps, Vps, Ib PKTRUMd, Vps, Vps, Ib PKTRUMd, Vps, Vps, Vps, Vps, Ib PKTRUMd, Vps, Vps, Vps, Vps, Vps, Vps, Vps, Vps	none									
Image: constraint of the section o	66h	1xh					Mb, Vpk, Ib PEXTRB	Mw, Vpw, Ib PEXTRW	Ed, Vpj, Ib PEXTRQ <sup>1</sup>	Md, Vps, lb EXTRACTPS
66hVV <t< td=""><td>none</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>	none									
none $Axh$ $Axh$	66h	2xh	Vpk, Mb, Ib PINSRB	Vps, Md, Ib INSERTPS	Vpj, Ed, Ib PINSRQ <sup>1</sup>					
$ \begin{array}{ c c c c c } \hline \begin{tabular}{ c c c c c } \hline \begin{tabular}{ c c c c } \hline \begin{tabular}{ c c c c c } \hline \begin{tabular}{ c c c c c } \hline \begin{tabular}{ c c c c c c } \hline \begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c c c c } \hline \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$		3xh								
66h $^{\text{DPPS}}$ $\text{Vps, Wps, lb}$ $^{\text{DPPD}}$ $\text{Vpd, Wpd, lb}$ $^{\text{MPSADBW}}$ $\text{Vpd, Wpd, lb}$ $^{\text{PCIMULQQQ}}$ $\text{Vpd, Wpd, lb}^{\text{PCIMULQQ}}\text{Vpd, Wpd, lb}^{\text{PCIMULQQ}}$	none									
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	66h	4xh								
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	n/a	5xh								
66hPCMPESTRM Vo, Wo, IbPCMPESTRI Vo, Wo, IbPCMPISTRI Vo, Wo, IbPCMPISTRI Vo, Wo, Ib7xh-ExhImage: Comparison of the state	none	Gyb								
n/a Fxh	66h	0XII								
n/a Fxh Carlos Car Carlos Carlos Carl		7xh-Exh								
Note 1: When REX prefix is present		Fxh								
		Note 1:	When REX prefix is	present						

## Table A-12. 0F\_3Ah Opcode Map, Low Nibble = [8h:Fh]

Prefix	Opcode	x8h	x9h	xAh	xBh	xCh	xDh	xEh	xFh
none	0xh								PALIGNR Ppb, Qpb, Ib
66h	UXN	ROUNDPS Vps, Wps, Ib	ROUNDPD Vpd, Wpd, Ib	ROUNDSS Vss, Wss, Ib	ROUNDSD Vsd, Wsd, Ib	BLENDPS Vps, Wps, Ib	BLENDPD Vpd, Wpd, Ib	PBLENDW Vpw, Wpw, Ib	PALIGNR Vpb, Wpb, Ib
	1xh-Cxh								
66h	Dxh								AESKEYGENASSIST Vo, Wo, Ib
	Fxh								

## A.1.2 3DNow!™ Opcodes

The 64-bit media instructions include the MMX<sup>™</sup> instructions and the AMD 3DNow!<sup>™</sup> instructions. The MMX instructions are encoded using two opcode bytes, as described in "Secondary Opcode Map" on page 440.

The 3DNow! instructions are encoded using two 0Fh opcode bytes and an immediate byte that is located at the last byte position of the instruction encoding. Thus, the format for 3DNow! instructions is:

OFh OFh [ModRM] [SIB] [displacement] imm8\_opcode

Table A-13 and Table A-14 on page 457 show the immediate byte following the opcode bytes for 3DNow! instructions. In these tables, rows show the high nibble of the immediate byte, and columns show the low nibble of the immediate byte. Table A-13 shows the immediate bytes whose low nibble is in the range 0–7h. Table A-14 shows the same for immediate bytes whose low nibble is in the range 8–Fh.

Byte values shown as *reserved* in these tables have implementation-specific functions, which can include an invalid-opcode exception.

AMD64 Technology

Nibble <sup>1</sup>	0	1	2	3	4	5	6	7
0								
1								
2								
3								
4								
5								
6								
7								
8								
9	PFCMPGE Pq, Qq				PFMIN Pq, Qq		PFRCP Pq, Qq	PFRSQRT Pq, Qq
Α	PFCMPGT Pq, Qq				PFMAX Pq, Qq		PFRCPIT1 Pq, Qq	PFRSQIT1 Pq, Qq
В	PFCMPEQ Pq, Qq				PFMUL Pq, Qq		PFRCPIT2 Pq, Qq	PMULHRW Pq, Qq
С	- 4, -4				. 4, – 4		- 1, ~1	. 4, 44
D								
Е								
F								

#### Table A-13. Immediate Byte for 3DNow!™ Opcodes, Low Nibble 0–7h

Notes:

All 3DNow!<sup>™</sup> opcodes consist of two 0Fh bytes. This table shows the immediate byte for 3DNow! opcodes. Rows show the high nibble of the immediate byte. Columns show the low nibble of the immediate byte.

24594—Rev. 3.21—October 2013

Nibble <sup>1</sup>	8	9	Α	В	С	D	E	F
0					PI2FW	PI2FD		
U					Pq, Qq	Pq, Qq		
1					PF2IW	PF2ID		
•					Pq, Qq	Pq, Qq		
2								
3								
4								
5								
6								
7								
8			PFNACC				PFPNACC	
U			Pq, Qq				Pq, Qq	
9			PFSUB				PFADD	
			Pq, Qq PFSUBR				Pq, Qq PFACC	
Α			PFSUBR Pq, Qq				PFACC Pq, Qq	
_			1 9, 99	PSWAPD			19, 99	PAVGUSB
В				Pq, Qq				Pq, Qq
С								
D								
Е								
F								
Notes:								

Table A-14.	Immediate Byte for 3DNow!™	Opcodes, Low Nibble 8–Fh
-------------	----------------------------	--------------------------

1. All 3DNow!™ opcodes consist of two 0Fh bytes. This table shows the immediate byte for 3DNow! opcodes. Rows show the high nibble of the immediate byte. Columns show the low nibble of the immediate byte.

## A.1.3 x87 Encodings

All x87 instructions begin with an opcode byte in the range D8h to DFh, as shown in Table A-2 on page 440. These opcodes are followed by a ModRM byte that further defines the opcode. Table A-15 shows both the opcode byte and the ModRM byte for each x87 instruction.

There are two significant ranges for the ModRM byte for x87 opcodes: 00–BFh and C0–FFh. When the value of the ModRM byte falls within the first range, 00–BFh, the opcode uses only the *reg* field to further define the opcode. When the value of the ModRM byte falls within the second range, C0–FFh, the opcode uses the entire ModRM byte to further define the opcode.

Byte values shown as *reserved* or *invalid* in Table A-15 have implementation-specific functions, which can include an invalid-opcode exception.

The basic instructions FNSTENV, FNSTCW, FNCLEX, FNINIT, FNSAVE, FNSTSW, and FNSTSW do not check for possible floating point exceptions before operating. Utility versions of these mnemonics are provided that insert an FWAIT (opcode 9B) before the corresponding non-waiting instruction. These are FSTENV, FSTCW, FCLEX, FINIT, FSAVE, and FSTSW. For further information on wait and non-waiting versions of these instructions, see their corresponding pages in Volume 5.

	ModRM	ModRM reg Field								
Opcode	<i>mod</i> Field	/0	/1	/2	/3	/4	/5	/6	17	
		00–BF								
	!11	FADD	FMUL	FCOM	FCOMP	FSUB	FSUBR	FDIV	FDIVR	
		mem32rea I	mem32real	mem32real	mem32real	mem32real	mem32rea I	mem32real	mem32rea	
		C0	C8	D0	D8	E0	E8	F0	F8	
		FADD	FMUL	FCOM	FCOMP	FSUB	FSUBR	FDIV	FDIVR	
		ST(0), ST(0)	ST(0), ST(0)	ST(0), ST(0)	ST(0), ST(0)	ST(0), ST(0)	ST(0), ST(0)	ST(0), ST(0)	ST(0), ST(0	
		C1	C9	D1	D9	E1	E9	F1	F9	
		FADD	FMUL	FCOM	FCOMP	FSUB	FSUBR	FDIV	FDIVR	
		ST(0), ST(1)	ST(0), ST(1)	ST(0), ST(1)	ST(0), ST(1)	ST(0), ST(1)	ST(0), ST(1)	ST(0), ST(1)	ST(0), ST(1	
		C2	CA	D2	DA	E2	EA	F2	FA	
		FADD	FMUL	FCOM	FCOMP	FSUB	FSUBR	FDIV	FDIVR	
		ST(0), ST(2)	ST(0), ST(2)	ST(0), ST(2)	ST(0), ST(2)	ST(0), ST(2)	ST(0), ST(2)	ST(0), ST(2)	ST(0), ST(2	
		C3	СВ	D3	DB	E3	EB	F3	FB	
D8	11	FADD	FMUL	FCOM	FCOMP	FSUB	FSUBR	FDIV	FDIVR	
		ST(0), ST(3)	ST(0), ST(3)	ST(0), ST(3)	ST(0), ST(3)	ST(0), ST(3)	ST(0), ST(3)	ST(0), ST(3)	ST(0), ST(3	
	11	C4	CC	D4	DC	E4	EC	F4	FC	
		FADD	FMUL	FCOM	FCOMP	FSUB	FSUBR	FDIV	FDIVR	
		ST(0), ST(4)	ST(0), ST(4)	ST(0), ST(4)	ST(0), ST(4)	ST(0), ST(4)	ST(0), ST(4)	ST(0), ST(4)	ST(0), ST(4	
		C5	CD	D5	DD	E5	ED	F5	FD	
		FADD	FMUL	FCOM	FCOMP	FSUB	FSUBR	FDIV	FDIVR	
		ST(0), ST(5)	ST(0), ST(5)	ST(0), ST(5)	ST(0), ST(5)	ST(0), ST(5)	ST(0), ST(5)	ST(0), ST(5)	ST(0), ST(	
		C6	CE	D6	DE	E6	EE	F6	FE	
		FADD	FMUL	FCOM	FCOMP	FSUB	FSUBR	FDIV	FDIVR	
		ST(0), ST(6)	ST(0), ST(6)	ST(0), ST(6)	ST(0), ST(6)	ST(0), ST(6)	ST(0), ST(6)	ST(0), ST(6)	ST(0), ST(	
		C7	CF	D7	DF	E7	EF	F7	FF	
		FADD	FMUL	FCOM	FCOMP	FSUB	FSUBR	FDIV	FDIVR	
		ST(0), ST(7)	ST(0), ST(7)	ST(0), ST(7)	ST(0), ST(7)	ST(0), ST(7)	ST(0), ST(7)	ST(0), ST(7)	ST(0), ST(	

## Table A-15. x87 Opcodes and ModRM Extensions

	ModRM	ModRM reg Field										
Opcode	<i>mod</i> Field	/0	/1	/2	/3	/4	/5	/6	/7			
	!11		00–BF									
		FLD		FST	FSTP	FLDENV	FLDCW	FNSTENV	FNSTCW			
		mem32rea I		mem32real	mem32real	mem14/28en v	mem16	mem14/28en v	mem16			
		C0	C8	D0	D8	E0	E8	F0	F8			
		FLD	FXCH	FNOP	reserved	FCHS	FLD1	F2XM1	FPREM			
		ST(0), ST(0)	ST(0), ST(0)									
		C1	C9	D1	D9	E1	E9	F1	F9			
		FLD	FXCH	invalid	reserved	FABS	FLDL2T	FYL2X	FYL2XP1			
		ST(0), ST(1)	ST(0), ST(1)									
		C2	CA	D2	DA	E2	EA	F2	FA			
	11	FLD	FXCH	invalid	reserved	invalid	FLDL2E	FPTAN	FSQRT			
		ST(0), ST(2)	ST(0), ST(2)									
		C3	СВ	D3	DB	E3	EB	F3	FB			
D9		FLD	FXCH	invalid	reserved	invalid	FLDPI	FPATAN	FSINCOS			
		ST(0), ST(3)	ST(0), ST(3)									
	11	C4	CC	D4	DC	E4	EC	F4	FC			
		FLD	FXCH	invalid	reserved	FTST	FLDLG2	FXTRACT	FRNDINT			
		ST(0), ST(4)	ST(0), ST(4)									
		C5	CD	D5	DD	E5	ED	F5	FD			
		FLD	FXCH	invalid	reserved	FXAM	FLDLN2	FPREM1	FSCALE			
		ST(0), ST(5)	ST(0), ST(5)									
		C6	CE	D6	DE	E6	EE	F6	FE			
		FLD	FXCH	invalid	reserved	invalid	FLDZ	FDECSTP	FSIN			
		ST(0), ST(6)	ST(0), ST(6)									
		C7	CF	D7	DF	E7	EF	F7	FF			
		FLD	FXCH	invalid	reserved	invalid	invalid	FINCSTP	FCOS			
		ST(0), ST(7)	ST(0), ST(7)									

Table A-15.	x87 Opcodes and ModRM Extensions (continued)

	ModRM		-		ModRN	l <i>reg</i> Field			-			
Opcode	<i>mod</i> Field	/0	/1	/2	/3	/4	/5	/6	/7			
			00–BF									
	!11	FIADD	FIMUL	FICOM	FICOMP	FISUB	FISUBR	FIDIV	FIDIVR			
		mem32int	mem32int	mem32int	mem32int	mem32int	mem32int	mem32int	mem32int			
		C0	C8	D0	D8	E0	E8	F0	F8			
		FCMOVB	FCMOVE	FCMOVBE	FCMOVU	invalid	invalid	invalid	invalid			
		ST(0), ST(0)	ST(0), ST(0)	ST(0), ST(0)	ST(0), ST(0)							
		C1	C9	D1	D9	E1	E9	F1	F9			
		FCMOVB	FCMOVE	FCMOVBE	FCMOVU	invalid	FUCOMPP	invalid	invalid			
		ST(0), ST(1)	ST(0), ST(1)	ST(0), ST(1)	ST(0), ST(1)							
		C2	CA	D2	DA	E2	EA	F2	FA			
		FCMOVB	FCMOVE	FCMOVBE	FCMOVU	invalid	invalid	invalid	invalid			
		ST(0), ST(2)	ST(0), ST(2)	ST(0), ST(2)	ST(0), ST(2)							
		C3	СВ	D3	DB	E3	EB	F3	FB			
_	11	FCMOVB	FCMOVE	FCMOVBE	FCMOVU	invalid	invalid	invalid	invalid			
DA		ST(0), ST(3)	ST(0), ST(3)	ST(0), ST(3)	ST(0), ST(3)							
		C4	CC	D4	DC	E4	EC	F4	FC			
		FCMOVB	FCMOVE	FCMOVBE	FCMOVU	invalid	invalid	invalid	invalid			
		ST(0), ST(4)	ST(0), ST(4)	ST(0), ST(4)	ST(0), ST(4)							
		C5	CD	D5	DD	E5	ED	F5	FD			
		FCMOVB	FCMOVE	FCMOVBE	FCMOVU	invalid	invalid	invalid	invalid			
		ST(0), ST(5)	ST(0), ST(5)	ST(0), ST(5)	ST(0), ST(5)							
		C6	CE	D6	DE	E6	EE	F6	FE			
		FCMOVB	FCMOVE	FCMOVBE	FCMOVU	invalid	invalid	invalid	invalid			
		ST(0), ST(6)	ST(0), ST(6)	ST(0), ST(6)	ST(0), ST(6)							
		C7	CF	D7	DF	E7	EF	F7	FF			
		FCMOVB	FCMOVE	FCMOVBE	FCMOVU	invalid	invalid	invalid	invalid			
		ST(0), ST(7)	ST(0), ST(7)	ST(0), ST(7)	ST(0), ST(7)							

Table A-15.	x87 Opcodes and ModRM Extensions (c	ontinued)
-------------	-------------------------------------	-----------

	ModRM				ModRN	l <i>reg</i> Field	-			
Opcode	<i>mod</i> Field	/0	/1	/2	/3	/4	/5	/6	/7	
		00–BF								
	!11	FILD	FISTTP	FIST	FISTP	invalid	FLD	invalid	FSTP	
		mem32int	mem32int	mem32int	mem32int		mem80rea I		mem80real	
		C0	C8	D0	D8	E0	E8	F0	F8	
		FCMOVNB	FCMOVNE	FCMOVNB E	FCMOVNU	reserved	FUCOMI	FCOMI	invalid	
		ST(0), ST(0)	ST(0), ST(0)	ST(0), ST(0)	ST(0), ST(0)		ST(0), ST(0)	ST(0), ST(0)		
		C1	C9	D1	D9	E1	E9	F1	F9	
		FCMOVNB	FCMOVNE	FCMOVNB E	FCMOVNU	reserved	FUCOMI	FCOMI	invalid	
		ST(0), ST(1)	ST(0), ST(1)	ST(0), ST(1)	ST(0), ST(1)		ST(0), ST(1)	ST(0), ST(1)		
		C2	CA	D2	DA	E2	EA	F2	FA	
		FCMOVNB	FCMOVNE	FCMOVNB E	FCMOVNU	FNCLEX	FUCOMI	FCOMI	invalid	
		ST(0), ST(2)	ST(0), ST(2)	ST(0), ST(2)	ST(0), ST(2)		ST(0), ST(2)	ST(0), ST(2)		
		C3	СВ	D3	DB	E3	EB	F3	FB	
DB		FCMOVNB	FCMOVNE	FCMOVNB E	FCMOVNU	FNINIT	FUCOMI	FCOMI	invalid	
00	11	ST(0), ST(3)	ST(0), ST(3)	ST(0), ST(3)	ST(0), ST(3)		ST(0), ST(3)	ST(0), ST(3)		
		C4	CC	D4	DC	E4	EC	F4	FC	
		FCMOVNB	FCMOVNE	FCMOVNB E	FCMOVNU	reserved	FUCOMI	FCOMI	invalid	
		ST(0), ST(4)	ST(0), ST(4)	ST(0), ST(4)	ST(0), ST(4)		ST(0), ST(4)	ST(0), ST(4)		
		C5	CD	D5	DD	E5	ED	F5	FD	
		FCMOVNB	FCMOVNE	FCMOVNB E	FCMOVNU	invalid	FUCOMI	FCOMI	invalid	
		ST(0), ST(5)	ST(0), ST(5)	ST(0), ST(5)	ST(0), ST(5)		ST(0), ST(5)	ST(0), ST(5)		
		C6	CE	D6	DE	E6	EE	F6	FE	
		FCMOVNB	FCMOVNE	FCMOVNB E	FCMOVNU	invalid	FUCOMI	FCOMI	invalid	
		ST(0), ST(6)	ST(0), ST(6)	ST(0), ST(6)	ST(0), ST(6)		ST(0), ST(6)	ST(0), ST(6)		
		C7	CF	D7	DF	E7	EF	F7	FF	
		FCMOVNB	FCMOVNE	FCMOVNB E	FCMOVNU	invalid	FUCOMI	FCOMI	invalid	
		ST(0), ST(7)	ST(0), ST(7)	ST(0), ST(7)	ST(0), ST(7)		ST(0), ST(7)	ST(0), ST(7)		

Table A-15.	x87 Opcodes and ModRM Extensions (continued)	)
-------------	--	---

	ModRM		-	-	ModRM	l <i>reg</i> Field		-		
Opcode	<i>mod</i> Field	/0	/1	/2	/3	/4	/5	/6	/7	
		00–BF								
	!11	FADD	FMUL	FCOM	FCOMP	FSUB	FSUBR	FDIV	FDIVR	
		mem64rea I	mem64real	mem64real	mem64real	mem64real	mem64rea I	mem64real	mem64real	
		C0	C8	D0	D8	E0	E8	F0	F8	
		FADD	FMUL	reserved	reserved	FSUBR	FSUB	FDIVR	FDIV	
		ST(0), ST(0)	ST(0), ST(0)			ST(0), ST(0)	ST(0), ST(0)	ST(0), ST(0)	ST(0), ST(0)	
		C1	C9	D1	D9	E1	E9	F1	F9	
		FADD	FMUL	reserved	reserved	FSUBR	FSUB	FDIVR	FDIV	
		ST(1), ST(0)	ST(1), ST(0)			ST(1), ST(0)	ST(1), ST(0)	ST(1), ST(0)	ST(1), ST(0)	
		C2	CA	D2	DA	E2	EA	F2	FA	
	11	FADD	FMUL	reserved	reserved	FSUBR	FSUB	FDIVR	FDIV	
		ST(2), ST(0)	ST(2), ST(0)			ST(2), ST(0)	ST(2), ST(0)	ST(2), ST(0)	ST(2), ST(0)	
		C3	СВ	D3	DB	E3	EB	F3	FB	
DC		FADD	FMUL	reserved	reserved	FSUBR	FSUB	FDIVR	FDIV	
20		ST(3), ST(0)	ST(3), ST(0)			ST(3), ST(0)	ST(3), ST(0)	ST(3), ST(0)	ST(3), ST(0)	
		C4	CC	D4	DC	E4	EC	F4	FC	
		FADD	FMUL	reserved	reserved	FSUBR	FSUB	FDIVR	FDIV	
		ST(4), ST(0)	ST(4), ST(0)			ST(4), ST(0)	ST(4), ST(0)	ST(4), ST(0)	ST(4), ST(0)	
		C5	CD	D5	DD	E5	ED	F5	FD	
		FADD	FMUL	reserved	reserved	FSUBR	FSUB	FDIVR	FDIV	
		ST(5), ST(0)	ST(5), ST(0)			ST(5), ST(0)	ST(5), ST(0)	ST(5), ST(0)	ST(5), ST(0)	
		C6	CE	D6	DE	E6	EE	F6	FE	
		FADD	FMUL	reserved	reserved	FSUBR	FSUB	FDIVR	FDIV	
		ST(6), ST(0)	ST(6), ST(0)			ST(6), ST(0)	ST(6), ST(0)	ST(6), ST(0)	ST(6), ST(0)	
		C7	CF	D7	DF	E7	EF	F7	FF	
		FADD	FMUL	reserved	reserved	FSUBR	FSUB	FDIVR	FDIV	
		ST(7), ST(0)	ST(7), ST(0)			ST(7), ST(0)	ST(7), ST(0)	ST(7), ST(0)	ST(7), ST(0)	

	ModRM	ModRM reg Field									
Opcode	<i>mod</i> Field	/0	/1	/2	/3	/4	/5	/6	/7		
			00–BF								
	!11	FLD	FISTTP	FST	FSTP	FRSTOR	invalid	FNSAVE	FNSTSW		
		mem64rea I	mem64int	mem64real	mem64real	mem98/108e nv		mem98/108e nv	mem16		
		C0	C8	D0	D8	E0	E8	F0	F8		
		FFREE	reserved	FST	FSTP	FUCOM	FUCOMP	invalid	invalid		
		ST(0)		ST(0)	ST(0)	ST(0), ST(0)	ST(0)				
		C1	C9	D1	D9	E1	E9	F1	F9		
		FFREE	reserved	FST	FSTP	FUCOM	FUCOMP	invalid	invalid		
		ST(1)		ST(1)	ST(1)	ST(1), ST(0)	ST(1)				
		C2	CA	D2	DA	E2	EA	F2	FA		
		FFREE	reserved	FST	FSTP	FUCOM	FUCOMP	invalid	invalid		
		ST(2)		ST(2)	ST(2)	ST(2), ST(0)	ST(2)				
		C3	СВ	D3	DB	E3	EB	F3	FB		
DD		FFREE	reserved	FST	FSTP	FUCOM	FUCOMP	invalid	invalid		
	11	ST(3)		ST(3)	ST(3)	ST(3), ST(0)	ST(3)				
		C4	CC	D4	DC	E4	EC	F4	FC		
		FFREE	reserved	FST	FSTP	FUCOM	FUCOMP	invalid	invalid		
		ST(4)		ST(4)	ST(4)	ST(4), ST(0)	ST(4)				
		C5	CD	D5	DD	E5	ED	F5	FD		
		FFREE	reserved	FST	FSTP	FUCOM	FUCOMP	invalid	invalid		
		ST(5)		ST(5)	ST(5)	ST(5), ST(0)	ST(5)				
		C6	CE	D6	DE	E6	EE	F6	FE		
		FFREE	reserved	FST	FSTP	FUCOM	FUCOMP	invalid	invalid		
		ST(6)		ST(6)	ST(6)	ST(6), ST(0)	ST(6)				
		C7	CF	D7	DF	E7	EF	F7	FF		
		FFREE	reserved	FST	FSTP	FUCOM	FUCOMP	invalid	invalid		
		ST(7)		ST(7)	ST(7)	ST(7), ST(0)	ST(7)				

## Table A-15. x87 Opcodes and ModRM Extensions (continued)

	ModRM	ModRM reg Field									
Opcode	<i>mod</i> Field	/0	/1	/2	/3	/4	/5	/6	/7		
		00–BF									
	!11	FIADD	FIMUL	FICOM	FICOMP	FISUB	FISUBR	FIDIV	FIDIVR		
		mem16int	mem16int	mem16int	mem16int	mem16int	mem16int	mem16int	mem16int		
		C0	C8	D0	D8	E0	E8	F0	F8		
		FADDP	FMULP	reserved	invalid	FSUBRP	FSUBP	FDIVRP	FDIVP		
		ST(0), ST(0)	ST(0), ST(0)			ST(0), ST(0)	ST(0), ST(0)	ST(0), ST(0)	ST(0), ST(0)		
		C1	C9	D1	D9	E1	E9	F1	F9		
		FADDP	FMULP	reserved	FCOMPP	FSUBRP	FSUBP	FDIVRP	FDIVP		
		ST(1), ST(0)	ST(1), ST(0)			ST(1), ST(0)	ST(1), ST(0)	ST(1), ST(0)	ST(1), ST(0)		
		C2	CA	D2	DA	E2	EA	F2	FA		
		FADDP	FMULP	reserved	invalid	FSUBRP	FSUBP	FDIVRP	FDIVP		
		ST(2), ST(0)	ST(2), ST(0)			ST(2), ST(0)	ST(2), ST(0)	ST(2), ST(0)	ST(2), ST(0)		
		C3	СВ	D3	DB	E3	EB	F3	FB		
		FADDP	FMULP	reserved	invalid	FSUBRP	FSUBP	FDIVRP	FDIVP		
DE	11	ST(3), ST(0)	ST(3), ST(0)			ST(3), ST(0)	ST(3), ST(0)	ST(3), ST(0)	ST(3), ST(0)		
	11	C4	CC	D4	DC	E4	EC	F4	FC		
		FADDP	FMULP	reserved	invalid	FSUBRP	FSUBP	FDIVRP	FDIVP		
		ST(4), ST(0)	ST(4), ST(0)			ST(4), ST(0)	ST(4), ST(0)	ST(4), ST(0)	ST(4), ST(0)		
		C5	CD	D5	DD	E5	ED	F5	FD		
		FADDP	FMULP	reserved	invalid	FSUBRP	FSUBP	FDIVRP	FDIVP		
		ST(5), ST(0)	ST(5), ST(0)			ST(5), ST(0)	ST(5), ST(0)	ST(5), ST(0)	ST(5), ST(0)		
		C6	CE	D6	DE	E6	EE	F6	FE		
		FADDP	FMULP	reserved	invalid	FSUBRP	FSUBP	FDIVRP	FDIVP		
		ST(6), ST(0)	ST(6), ST(0)			ST(6), ST(0)	ST(6), ST(0)	ST(6), ST(0)	ST(6), ST(0)		
		C7	CF	D7	DF	E7	EF	F7	FF		
		FADDP	FMULP	reserved	invalid	FSUBRP	FSUBP	FDIVRP	FDIVP		
		ST(7), ST(0)	ST(7), ST(0)			ST(7), ST(0)	ST(7), ST(0)	ST(7), ST(0)	ST(7), ST(0)		

## Table A-15. x87 Opcodes and ModRM Extensions (continued)

	ModRM	ModRM <i>reg</i> Field										
Opcode	<i>mod</i> Field	/0	/1	/2	/3	/4	/5	/6	<b>17</b>			
			00–BF									
	!11	FILD	FISTTP	FIST	FISTP	FBLD	FILD	FBSTP	FISTP			
		mem16int	mem16int	mem16int	mem16int	mem80dec	mem64int	mem80dec	mem64int			
		C0	C8	D0	D8	E0	E8	F0	F8			
		reserved	reserved	reserved	reserved	FNSTSW	FUCOMIP	FCOMIP	invalid			
						АХ	ST(0), ST(0)	ST(0), ST(0)				
		C1	C9	D1	D9	E1	E9	F1	F9			
		reserved	reserved	reserved	reserved	invalid	FUCOMIP	FCOMIP	invalid			
							ST(0), ST(1)	ST(0), ST(1)				
		C2	CA	D2	DA	E2	EA	F2	FA			
		reserved	reserved	reserved	reserved	invalid	FUCOMIP	FCOMIP	invalid			
							ST(0), ST(2)	ST(0), ST(2)				
		C3	СВ	D3	DB	E3	EB	F3	FB			
		reserved	reserved	reserved	reserved	invalid	FUCOMIP	FCOMIP	invalid			
DF	11						ST(0), ST(3)	ST(0), ST(3)				
		C4	CC	D4	DC	E4	EC	F4	FC			
		reserved	reserved	reserved	reserved	invalid	FUCOMIP	FCOMIP	invalid			
							ST(0), ST(4)	ST(0), ST(4)				
		C5	CD	D5	DD	E5	ED	F5	FD			
		reserved	reserved	reserved	reserved	invalid	FUCOMIP	FCOMIP	invalid			
							ST(0), ST(5)	ST(0), ST(5)				
		C6	CE	D6	DE	E6	EE	F6	FE			
		reserved	reserved	reserved	reserved	invalid	FUCOMIP	FCOMIP	invalid			
							ST(0), ST(6)	ST(0), ST(6)				
		C7	CF	D7	DF	E7	EF	F7	FF			
		reserved	reserved	reserved	reserved	invalid	FUCOMIP	FCOMIP	invalid			
							ST(0), ST(7)	ST(0), ST(7)				

Table A-15.	x87 Opcodes and ModRM Extension	s (continued)
-------------	---------------------------------	---------------

## A.1.4 rFLAGS Condition Codes for x87 Opcodes

Table A-16 shows the rFLAGS condition codes specified by the opcode and ModRM bytes of the FCMOV*cc* instructions.

Opcode (hex)	ModRM <i>mod</i> Field	ModRM <i>reg</i> Field	rFLAGS Value	cc Mnemonic	Condition
		000	CF = 1	В	Below
DA	11	001	ZF = 1	E	Equal
DA		010	CF = 1 or ZF = 1	BE	Below or Equal
		011	PF = 1	U	Unordered
	11	000	CF = 0	NB	Not Below
DB		001	ZF = 0	NE	Not Equal
		010	CF = 0 and $ZF = 0$	NBE	Not Below or Equal
		011	PF = 0	NU	Not Unordered

Table A-16. rFLAGS Condition Codes for FCMOVcc

## A.1.5 Extended Instruction Opcode Maps

The following sections present the VEX and the XOP extended instruction opcode maps. The VEX.map\_select field of the three-byte VEX encoding escape sequence selects VEX opcode maps: 01h, 02h, or 03h. The two-byte VEX encoding escape sequence implicitly selects the VEX map 01h.

The XOP.map\_select field selects between the three XOP maps: 08h, 09h or 0Ah.

**VEX Opcode Maps.** Tables A-17 – A-23 below present the VEX opcode maps and Table A-24 on page 475 presents the VEX opcode groups.

1xh V 2xh-4xh V 5xh C	VMOVUPS <sup>2</sup> Vpsx, Wpsx VMOVUPD <sup>2</sup> Vpdx, Wpdx VMOVSS <sup>3</sup> Vss, Md VMOVSS Vss, Hss, Uss VMOVSD <sup>3</sup> Vsd, Mq VMOVSD Vsd, Hsd, Usd  VMOVMSKPS <sup>2</sup> Gy, Upsx VMOVMSKPD <sup>2</sup> Gy, Updx	VMOVUPS <sup>2</sup> Wpsx, Vpsx VMOVUPD <sup>2</sup> Wpdx, Vpdx VMOVSS <sup>3</sup> Md, Vss VMOVSS Uss, Hss, Vss VMOVSD Usd, Hsd, Vsd VSQRTPS <sup>2</sup> Vpsx, Wpsx VSQRTPD <sup>2</sup> Vpdx, Wpdx VSQRTSS <sup>3</sup> Vo, Ho, Wss VSQRTSD <sup>3</sup>	VMOVLPS Vps, Hps, Mq VMOVHLPS Vps, Hps, Ups VMOVLPD Vo, Ho, Mq VMOVSLDUP <sup>2</sup> Vpsx, Wpsx VMOVDDUP Vo, Wq (L=0) Vdo, Wdo (L=1) VRSQRTPS <sup>2</sup> Vpsx, Wpsx VRSQRTSS <sup>3</sup> Vo, Ho, Wss	VMOVLPS Mq, Vps VMOVLPD Mq, Vo VRCPPS <sup>2</sup> Vpsx, Wpsx VRCPSS <sup>3</sup>	VUNPCKLPS <sup>2</sup> Vpsx, Hpsx, Wpsx VUNPCKLPD <sup>2</sup> Vpdx, Hpdx, Wpdx VANDPS <sup>2</sup> Vpsx, Hpsx, Wpsx VANDPD <sup>2</sup> Vpdx, Hpdx, Wpdx	VUNPCKHPS <sup>2</sup> Vpsx, Hpsx, Wpsx VUNPCKHPD <sup>2</sup> Vpdx, Hpdx, Wpdx VanDNPS <sup>2</sup> Vpsx, Hpsx, Wpsx VANDNPD <sup>2</sup> Vpdx, Hpdx, Wpdx	VMOVHPS Vps, Hps, Mq VMOVLHPS Vps, Hps, Ups VMOVHPD Vpd, Hpd, Mq VMOVSHDUP <sup>2</sup> Vpsx, Wpsx Vpsx, Wpsx VoRPS <sup>2</sup> Vpsx, Hpsx, Wpsx VORPD <sup>2</sup> Vpdx, Hpdx, Wpdx	VMOVHPS Mq, Vps VMOVHPD Mq, Vpd VXORPS <sup>2</sup> Vpsx, Hpsx, Wps> VXORPD <sup>2</sup> Vpdx, Hpdx, Wpdo
1xh 1xh 2xh-4xh Vi 5xh 5xh 5xh 1xh	VMOVUPS <sup>2</sup> Vpsx, Wpsx VMOVUPD <sup>2</sup> Vpdx, Wpdx VMOVSS <sup>3</sup> Vss, Md VMOVSS Vss, Hss, Uss VMOVSD <sup>3</sup> Vsd, Mq VMOVSD Vsd, Hsd, Usd  VMOVMSKPS <sup>2</sup> Gy, Upsx VMOVMSKPD <sup>2</sup>	Wpsx, Vpsx         VMOVUPD <sup>2</sup> Wpdx, Vpdx         VMOVSS <sup>3</sup> Md, Vss         VMOVSS         Uss, Hss, Vss         VMOVSD         Usd, Hsd, Vsd         VSQRTPS <sup>2</sup> Vpsx, Wpsx         VSQRTPD <sup>2</sup> Vpdx, Wpdx         VSQRTSS <sup>3</sup> Vo, Ho, Wss	Vps, Hps, Mq VMOVHLPS Vps, Hps, Ups VMOVLPD Vo, Ho, Mq VMOVSLDUP <sup>2</sup> Vpsx, Wpsx VMOVDDUP Vo, Wq (L=0) Vdo, Wdo (L=1) VRSQRTPS <sup>2</sup> Vpsx, Wpsx	Mq, Vps VMOVLPD Mq, Vo VRCPPS <sup>2</sup> Vpsx, Wpsx	Vpsx, Hpsx, Wpsx VUNPCKLPD <sup>2</sup> Vpdx, Hpdx, Wpdx	Vpsx, Hpsx, Wpsx VUNPCKHPD <sup>2</sup> Vpdx, Hpdx, Wpdx Vdx Vpdx, Hpdx, Wpdx VANDNPS <sup>2</sup> Vpsx, Hpsx, Wpsx VANDNPD <sup>2</sup>	Vps, Hps, Mq VMOVLHPS Vps, Hps, Ups VMOVHPD Vpd, Hpd, Mq VMOVSHDUP <sup>2</sup> Vpsx, Wpsx	Mq, Vps VMOVHPD Mq, Vpd Vpd Vpd Vpd Vpd Vpd Vpd Vpd Vpd Vpd
1xh V 2xh-4xh V 5xh V 5xh	Vpsx, Wpsx VMOVUPD <sup>2</sup> Vpdx, Wpdx Vss, Md VMOVSS <sup>3</sup> Vss, Hss, Uss VMOVSD <sup>3</sup> Vsd, Mq VMOVSD Vsd, Hsd, Usd  VMOVMSKPS <sup>2</sup> Gy, Upsx VMOVMSKPD <sup>2</sup>	Wpsx, Vpsx         VMOVUPD <sup>2</sup> Wpdx, Vpdx         VMOVSS <sup>3</sup> Md, Vss         VMOVSS         Uss, Hss, Vss         VMOVSD         Usd, Hsd, Vsd         VSQRTPS <sup>2</sup> Vpsx, Wpsx         VSQRTPD <sup>2</sup> Vpdx, Wpdx         VSQRTSS <sup>3</sup> Vo, Ho, Wss	Vps, Hps, Mq VMOVHLPS Vps, Hps, Ups VMOVLPD Vo, Ho, Mq VMOVSLDUP <sup>2</sup> Vpsx, Wpsx VMOVDDUP Vo, Wq (L=0) Vdo, Wdo (L=1) VRSQRTPS <sup>2</sup> Vpsx, Wpsx	Mq, Vps VMOVLPD Mq, Vo VRCPPS <sup>2</sup> Vpsx, Wpsx	Vpsx, Hpsx, Wpsx VUNPCKLPD <sup>2</sup> Vpdx, Hpdx, Wpdx	Vpsx, Hpsx, Wpsx VUNPCKHPD <sup>2</sup> Vpdx, Hpdx, Wpdx Vdx Vpdx, Hpdx, Wpdx VANDNPS <sup>2</sup> Vpsx, Hpsx, Wpsx VANDNPD <sup>2</sup>	Vps, Hps, Mq VMOVLHPS Vps, Hps, Ups VMOVHPD Vpd, Hpd, Mq VMOVSHDUP <sup>2</sup> Vpsx, Wpsx	Mq, Vps VMOVHPD Mq, Vpd Vpsx, Vpd VXORPS <sup>2</sup> Vpsx, Hpsx, Wps: VXORPD <sup>2</sup>
1xh V 2xh-4xh V 5xh 5xh	VMOVUPD <sup>2</sup> Vpdx, Wpdx VMOVSS <sup>3</sup> Vss, Md VMOVSS VMOVSD <sup>3</sup> Vsd, Mq VMOVSD Vsd, Hsd, Usd  VMOVMSKPS <sup>2</sup> Gy, Upsx VMOVMSKPD <sup>2</sup>	VMOVUPD <sup>2</sup> Wpdx, Vpdx VMOVSS <sup>3</sup> Md, Vss VMOVSS Uss, Hss, Vss VMOVSD <sup>3</sup> Mq, Vsd VMOVSD Usd, Hsd, Vsd VSQRTPS <sup>2</sup> Vpsx, Wpsx VSQRTPD <sup>2</sup> Vpdx, Wpdx VSQRTSS <sup>3</sup> Vo, Ho, Wss VSQRTSD <sup>3</sup>	VMOVHLPS Vps, Hps, Ups VMOVLPD Vo, Ho, Mq VMOVSLDUP <sup>2</sup> Vpsx, Wpsx VMOVDDUP Vo, Wq (L=0) Vdo, Wdo (L=1) VRSQRTPS <sup>2</sup> Vpsx, Wpsx	VMOVLPD Mq, Vo VRCPPS <sup>2</sup> Vpsx, Wpsx	VUNPCKLPD <sup>2</sup> Vpdx, Hpdx, Wpdx	VUNPCKHPD <sup>2</sup> Vpdx, Hpdx, Wpdx	VMOVLHPS Vps, Hps, Ups VMOVHPD Vpd, Hpd, Mq VMOVSHDUP <sup>2</sup> Vpsx, Wpsx	VMOVHPD Mq, Vpd Vpd VXORPS <sup>2</sup> Vpsx, Hpsx, Wps VXORPD <sup>2</sup>
1xh V 1xh V 2xh-4xh V 5xh V 5xh	Vpdx, Wpdx VMOVSS <sup>3</sup> Vss, Md VMOVSS Vss, Hss, Uss VMOVSD Vsd, Mq VMOVDSD Vsd, Hsd, Usd  VMOVMSKPS <sup>2</sup> Gy, Upsx VMOVMSKPD <sup>2</sup>	Wpdx, Vpdx VMOVSS <sup>3</sup> Md, Vss VMOVSS Uss, Hss, Vss VMOVSD Usd, Vsd VMOVSD Usd, Hsd, Vsd VSQRTPS <sup>2</sup> Vpsx, Wpsx VSQRTPD <sup>2</sup> Vpdx, Wpdx VSQRTSS <sup>3</sup> Vo, Ho, Wss VSQRTSD <sup>3</sup>	Vps, Hps, Ups VMOVLPD Vo, Ho, Mq VMOVSLDUP <sup>2</sup> Vpsx, Wpsx VMOVDDUP Vo, Wq (L=0) Vdo, Wdo (L=1) VRSQRTPS <sup>2</sup> Vpsx, Wpsx	Mq, Vo VRCPPS <sup>2</sup> Vpsx, Wpsx	Vpdx, Hpdx, Wpdx	Vpdx, Hpdx, Wpdx	Vps, Hps, Ups VMOVHPD Vpd, Hpd, Mq VMOVSHDUP <sup>2</sup> Vpsx, Wpsx Vpsx, Wpsx VORPS <sup>2</sup> Vpsx, Hpsx, Wpsx VORPD <sup>2</sup>	Mq, Vpd VXORPS <sup>2</sup> Vpsx, Hpsx, Wps VXORPD <sup>2</sup>
1xh V 1xh V 2xh-4xh V 5xh V 5xh	Vpdx, Wpdx VMOVSS <sup>3</sup> Vss, Md VMOVSS Vss, Hss, Uss VMOVSD Vsd, Mq VMOVDSD Vsd, Hsd, Usd  VMOVMSKPS <sup>2</sup> Gy, Upsx VMOVMSKPD <sup>2</sup>	Wpdx, Vpdx VMOVSS <sup>3</sup> Md, Vss VMOVSS Uss, Hss, Vss VMOVSD Usd, Vsd VMOVSD Usd, Hsd, Vsd VSQRTPS <sup>2</sup> Vpsx, Wpsx VSQRTPD <sup>2</sup> Vpdx, Wpdx VSQRTSS <sup>3</sup> Vo, Ho, Wss VSQRTSD <sup>3</sup>	VMOVLPD Vo, Ho, Mq VMOVSLDUP <sup>2</sup> Vpsx, Wpsx VMOVDDUP Vo, Wq (L=0) Vdo, Wdo (L=1) VRSQRTPS <sup>2</sup> Vpsx, Wpsx VRSQRTSS <sup>3</sup>	Mq, Vo VRCPPS <sup>2</sup> Vpsx, Wpsx	Vpdx, Hpdx, Wpdx	Vpdx, Hpdx, Wpdx	VMOVHPD Vpd, Hpd, Mq VMOVSHDUP <sup>2</sup> Vpsx, Wpsx Vpsx, Wpsx VORPS <sup>2</sup> Vpsx, Hpsx, Wpsx VORPD <sup>2</sup>	Mq, Vpd VXORPS <sup>2</sup> Vpsx, Hpsx, Wps VXORPD <sup>2</sup>
1xh V 1xh V 2xh-4xh V 5xh V 5xh	Vpdx, Wpdx VMOVSS <sup>3</sup> Vss, Md VMOVSS Vss, Hss, Uss VMOVSD Vsd, Mq VMOVDSD Vsd, Hsd, Usd  VMOVMSKPS <sup>2</sup> Gy, Upsx VMOVMSKPD <sup>2</sup>	Wpdx, Vpdx VMOVSS <sup>3</sup> Md, Vss VMOVSS Uss, Hss, Vss VMOVSD Usd, Vsd VMOVSD Usd, Hsd, Vsd VSQRTPS <sup>2</sup> Vpsx, Wpsx VSQRTPD <sup>2</sup> Vpdx, Wpdx VSQRTSS <sup>3</sup> Vo, Ho, Wss VSQRTSD <sup>3</sup>	Vo, Ho, Mq VMOVSLDUP <sup>2</sup> Vpsx, Wpsx VMOVDDUP Vo, Wq (L=0) Vdo, Wdo (L=1) VRSQRTPS <sup>2</sup> Vpsx, Wpsx VRSQRTSS <sup>3</sup>	Mq, Vo VRCPPS <sup>2</sup> Vpsx, Wpsx	Vpdx, Hpdx, Wpdx	Vpdx, Hpdx, Wpdx	Vpd, Hpd, Mq VMOVSHDUP <sup>2</sup> Vpsx, Wpsx Vpsx, Wpsx VORPS <sup>2</sup> Vpsx, Hpsx, Wpsx VORPD <sup>2</sup>	Mq, Vpd VXORPS <sup>2</sup> Vpsx, Hpsx, Wpsz VXORPD <sup>2</sup>
1xh V 1xh V 2xh-4xh V 5xh V 5xh	Vpdx, Wpdx VMOVSS <sup>3</sup> Vss, Md VMOVSS Vss, Hss, Uss VMOVSD Vsd, Mq VMOVDSD Vsd, Hsd, Usd  VMOVMSKPS <sup>2</sup> Gy, Upsx VMOVMSKPD <sup>2</sup>	Wpdx, Vpdx VMOVSS <sup>3</sup> Md, Vss VMOVSS Uss, Hss, Vss VMOVSD Usd, Vsd VMOVSD Usd, Hsd, Vsd VSQRTPS <sup>2</sup> Vpsx, Wpsx VSQRTPD <sup>2</sup> Vpdx, Wpdx VSQRTSS <sup>3</sup> Vo, Ho, Wss VSQRTSD <sup>3</sup>	Vo, Ho, Mq VMOVSLDUP <sup>2</sup> Vpsx, Wpsx VMOVDDUP Vo, Wq (L=0) Vdo, Wdo (L=1) VRSQRTPS <sup>2</sup> Vpsx, Wpsx VRSQRTSS <sup>3</sup>	Mq, Vo VRCPPS <sup>2</sup> Vpsx, Wpsx	Vpdx, Hpdx, Wpdx	Vpdx, Hpdx, Wpdx	Vpd, Hpd, Mq VMOVSHDUP <sup>2</sup> Vpsx, Wpsx Vpsx, Wpsx VORPS <sup>2</sup> Vpsx, Hpsx, Wpsx VORPD <sup>2</sup>	VXORPS <sup>2</sup> Vpsx, Hpsx, Wpsx VXORPD <sup>2</sup>
1xh V V 2xh-4xh V 5xh V	VMOVSS <sup>3</sup> Vss, Md VMOVSS Vss, Hss, Uss VMOVSD Vsd, Mq VMOVSD Vsd, Hsd, Usd  VMOVMSKPS <sup>2</sup> Gy, Upsx VMOVMSKPD <sup>2</sup>	VMOVSS <sup>3</sup> Md, Vss VMOVSS Uss, Hss, Vss VMOVSD <sup>3</sup> Mq, Vsd VMOVSD Usd, Hsd, Vsd VSQRTPS <sup>2</sup> Vpsx, Wpsx VSQRTPD <sup>2</sup> Vpdx, Wpdx VSQRTSS <sup>3</sup> Vo, Ho, Wss VSQRTSD <sup>3</sup>	VMOVSLDUP <sup>2</sup> Vpsx, Wpsx VMOVDDUP Vo, Wq (L=0) Vdo, Wdo (L=1) VRSQRTPS <sup>2</sup> Vpsx, Wpsx	VRCPPS <sup>2</sup> Vpsx, Wpsx	VANDPS <sup>2</sup> Vpsx, Hpsx, Wpsx VANDPD <sup>2</sup>	VANDNPS <sup>2</sup> Vpsx, Hpsx, Wpsx VANDNPD <sup>2</sup>	VMOVSHDUP <sup>2</sup> Vpsx, Wpsx Vpsx, Wpsx VORPS <sup>2</sup> Vpsx, Hpsx, Wpsx VORPD <sup>2</sup>	VXORPS <sup>2</sup> Vpsx, Hpsx, Wpsx VXORPD <sup>2</sup>
V:           2xh-4xh           VI           5xh           5xh	Vss, Md VMOVSS Vss, Hss, Uss VMOVSD <sup>3</sup> Vsd, Mq VMOVSD Vsd, Hsd, Usd  VMOVMSKPS <sup>2</sup> Gy, Upsx VMOVMSKPD <sup>2</sup>	Md, Vss VMOVSS Uss, Hss, Vss VMOVSD <sup>3</sup> Mq, Vsd VMOVSD Usd, Hsd, Vsd VSQRTPS <sup>2</sup> Vpsx, Wpsx VSQRTPD <sup>2</sup> Vpdx, Wpdx VSQRTSS <sup>3</sup> Vo, Ho, Wss VSQRTSD <sup>3</sup>	Vpsx, Wpsx VMOVDDUP Vo, Wq (L=0) Vdo, Wdo (L=1) VRSQRTPS <sup>2</sup> Vpsx, Wpsx	Vpsx, Wpsx	Vpsx, Hpsx, Wpsx VANDPD <sup>2</sup>	Vpsx, Hpsx, Wpsx VANDNPD <sup>2</sup>	Vpsx, Wpsx	Vpsx, Hpsx, Wps> VXORPD <sup>2</sup>
Vs           2xh-4xh           VI           5xh           5xh	VMOVSS Vss, Hss, Uss VMOVSD <sup>3</sup> Vsd, Mq VMOVSD Vsd, Hsd, Usd  VMOVMSKPS <sup>2</sup> Gy, Upsx VMOVMSKPD <sup>2</sup>	VMOVSS Uss, Hss, Vss VMOVSD <sup>3</sup> Mq, Vsd VMOVSD Usd, Hsd, Vsd VSQRTPS <sup>2</sup> Vpsx, Wpsx VSQRTPD <sup>2</sup> Vpdx, Wpdx VSQRTSS <sup>3</sup> Vo, Ho, Wss VSQRTSD <sup>3</sup>	VMOVDDUP Vo, Wq (L=0) Vdo, Wdo (L=1) VRSQRTPS <sup>2</sup> Vpsx, Wpsx	Vpsx, Wpsx	Vpsx, Hpsx, Wpsx VANDPD <sup>2</sup>	Vpsx, Hpsx, Wpsx VANDNPD <sup>2</sup>	Vpsx, Wpsx	Vpsx, Hpsx, Wps VXORPD <sup>2</sup>
Vs           2xh-4xh           VI           5xh           5xh	VMOVSS Vss, Hss, Uss VMOVSD <sup>3</sup> Vsd, Mq VMOVSD Vsd, Hsd, Usd  VMOVMSKPS <sup>2</sup> Gy, Upsx VMOVMSKPD <sup>2</sup>	VMOVSS Uss, Hss, Vss VMOVSD <sup>3</sup> Mq, Vsd VMOVSD Usd, Hsd, Vsd VSQRTPS <sup>2</sup> Vpsx, Wpsx VSQRTPD <sup>2</sup> Vpdx, Wpdx VSQRTSS <sup>3</sup> Vo, Ho, Wss VSQRTSD <sup>3</sup>	VMOVDDUP Vo, Wq (L=0) Vdo, Wdo (L=1) VRSQRTPS <sup>2</sup> Vpsx, Wpsx	Vpsx, Wpsx	Vpsx, Hpsx, Wpsx VANDPD <sup>2</sup>	Vpsx, Hpsx, Wpsx VANDNPD <sup>2</sup>	Vpsx, Hpsx, Wpsx VORPD <sup>2</sup>	Vpsx, Hpsx, Wps VXORPD <sup>2</sup>
Vs           2xh-4xh           VI           5xh           5xh	Vss, Hss, Uss VMOVSD <sup>3</sup> Vsd, Mq VMOVSD Vsd, Hsd, Usd  VMOVMSKPS <sup>2</sup> Gy, Upsx VMOVMSKPD <sup>2</sup>	Uss, Hss, Vss VMOVSD <sup>3</sup> Mq, Vsd VMOVSD Usd, Hsd, Vsd VSQRTPS <sup>2</sup> Vpsx, Wpsx VSQRTPD <sup>2</sup> Vpdx, Wpdx VSQRTSS <sup>3</sup> Vo, Ho, Wss VSQRTSD <sup>3</sup>	Vo, Wq (L=0) Vdo, Wdo (L=1) VRSQRTPS <sup>2</sup> Vpsx, Wpsx VRSQRTSS <sup>3</sup>	Vpsx, Wpsx	Vpsx, Hpsx, Wpsx VANDPD <sup>2</sup>	Vpsx, Hpsx, Wpsx VANDNPD <sup>2</sup>	Vpsx, Hpsx, Wpsx VORPD <sup>2</sup>	Vpsx, Hpsx, Wpsx
Vs           2xh-4xh           VI           5xh           5xh	VMOVSD <sup>3</sup> Vsd, Mq VMOVSD Vsd, Hsd, Usd  VMOVMSKPS <sup>2</sup> Gy, Upsx VMOVMSKPD <sup>2</sup>	VMOVSD <sup>3</sup> Mq, Vsd VMOVSD Usd, Hsd, Vsd VSQRTPS <sup>2</sup> Vpsx, Wpsx VSQRTPD <sup>2</sup> Vpdx, Wpdx VSQRTSS <sup>3</sup> Vo, Ho, Wss VSQRTSD <sup>3</sup>	Vo, Wq (L=0) Vdo, Wdo (L=1) VRSQRTPS <sup>2</sup> Vpsx, Wpsx VRSQRTSS <sup>3</sup>	Vpsx, Wpsx	Vpsx, Hpsx, Wpsx VANDPD <sup>2</sup>	Vpsx, Hpsx, Wpsx VANDNPD <sup>2</sup>	Vpsx, Hpsx, Wpsx VORPD <sup>2</sup>	Vpsx, Hpsx, Wpsx
Vs           2xh-4xh           VI           5xh           5xh	Vsd, Mq VMOVSD Vsd, Hsd, Usd  VMOVMSKPS <sup>2</sup> Gy, Upsx VMOVMSKPD <sup>2</sup>	Mq, Vsd VMOVSD Usd, Hsd, Vsd VSQRTPS <sup>2</sup> Vpsx, Wpsx VSQRTPD <sup>2</sup> Vpdx, Wpdx VSQRTSS <sup>3</sup> Vo, Ho, Wss VSQRTSD <sup>3</sup>	Vo, Wq (L=0) Vdo, Wdo (L=1) VRSQRTPS <sup>2</sup> Vpsx, Wpsx VRSQRTSS <sup>3</sup>	Vpsx, Wpsx	Vpsx, Hpsx, Wpsx VANDPD <sup>2</sup>	Vpsx, Hpsx, Wpsx VANDNPD <sup>2</sup>	Vpsx, Hpsx, Wpsx VORPD <sup>2</sup>	Vpsx, Hpsx, Wpsx
2xh-4xh VI 5xh VI	VMOVSD Vsd, Hsd, Usd ··· VMOVMSKPS <sup>2</sup> Gy, Upsx VMOVMSKPD <sup>2</sup>	VMOVSD Usd, Hsd, Vsd VSQRTPS <sup>2</sup> Vpsx, Wpsx VSQRTPD <sup>2</sup> Vpdx, Wpdx VSQRTSS <sup>3</sup> Vo, Ho, Wss VSQRTSD <sup>3</sup>	Vdo, Wdo (L=1) VRSQRTPS <sup>2</sup> Vpsx, Wpsx VRSQRTSS <sup>3</sup>	Vpsx, Wpsx	Vpsx, Hpsx, Wpsx VANDPD <sup>2</sup>	Vpsx, Hpsx, Wpsx VANDNPD <sup>2</sup>	Vpsx, Hpsx, Wpsx VORPD <sup>2</sup>	Vpsx, Hpsx, Wpsx
2xh-4xh VI 5xh VI	Vsd, Hsd, Usd  VMOVMSKPS <sup>2</sup> Gy, Upsx VMOVMSKPD <sup>2</sup>	Usd, Hsd, Vsd VSQRTPS <sup>2</sup> Vpsx, Wpsx VSQRTPD <sup>2</sup> Vpdx, Wpdx VSQRTSS <sup>3</sup> Vo, Ho, Wss VSQRTSD <sup>3</sup>	VRSQRTPS <sup>2</sup> Vpsx, Wpsx VRSQRTSS <sup>3</sup>	Vpsx, Wpsx	Vpsx, Hpsx, Wpsx VANDPD <sup>2</sup>	Vpsx, Hpsx, Wpsx VANDNPD <sup>2</sup>	Vpsx, Hpsx, Wpsx VORPD <sup>2</sup>	Vpsx, Hpsx, Wps VXORPD <sup>2</sup>
2xh-4xh VI 5xh VI	VMOVMSKPS <sup>2</sup> Gy, Upsx VMOVMSKPD <sup>2</sup>	VSQRTPS <sup>2</sup> Vpsx, Wpsx VSQRTPD <sup>2</sup> Vpdx, Wpdx VSQRTSS <sup>3</sup> Vo, Ho, Wss VSQRTSD <sup>3</sup>	Vpsx, Wpsx	Vpsx, Wpsx	Vpsx, Hpsx, Wpsx VANDPD <sup>2</sup>	Vpsx, Hpsx, Wpsx VANDNPD <sup>2</sup>	Vpsx, Hpsx, Wpsx VORPD <sup>2</sup>	Vpsx, Hpsx, Wps VXORPD <sup>2</sup>
5xh	VMOVMSKPS <sup>2</sup> Gy, Upsx VMOVMSKPD <sup>2</sup>	Vpsx, Wpsx VSQRTPD <sup>2</sup> Vpdx, Wpdx VSQRTSS <sup>3</sup> Vo, Ho, Wss VSQRTSD <sup>3</sup>	Vpsx, Wpsx	Vpsx, Wpsx	Vpsx, Hpsx, Wpsx VANDPD <sup>2</sup>	Vpsx, Hpsx, Wpsx VANDNPD <sup>2</sup>	Vpsx, Hpsx, Wpsx VORPD <sup>2</sup>	Vpsx, Hpsx, Wpsx
5xh	Gy, Upsx VMOVMSKPD <sup>2</sup>	Vpsx, Wpsx VSQRTPD <sup>2</sup> Vpdx, Wpdx VSQRTSS <sup>3</sup> Vo, Ho, Wss VSQRTSD <sup>3</sup>	Vpsx, Wpsx	Vpsx, Wpsx	Vpsx, Hpsx, Wpsx VANDPD <sup>2</sup>	Vpsx, Hpsx, Wpsx VANDNPD <sup>2</sup>	Vpsx, Hpsx, Wpsx VORPD <sup>2</sup>	Vpsx, Hpsx, Wps VXORPD <sup>2</sup>
5xh	VMOVMSKPD <sup>2</sup>	VSQRTPD <sup>2</sup> Vpdx, Wpdx VSQRTSS <sup>3</sup> Vo, Ho, Wss VSQRTSD <sup>3</sup>	VRSQRTSS <sup>3</sup>		VANDPD <sup>2</sup>	VANDNPD <sup>2</sup>	VORPD <sup>2</sup>	VXORPD <sup>2</sup>
5xh	VMOVMSKPD <sup>2</sup>	VSQRTPD <sup>2</sup> Vpdx, Wpdx VSQRTSS <sup>3</sup> Vo, Ho, Wss VSQRTSD <sup>3</sup>	VRSQRTSS <sup>3</sup>		VANDPD <sup>2</sup>	VANDNPD <sup>2</sup>	VORPD <sup>2</sup>	VXORPD <sup>2</sup>
5xh		Vpdx, Wpdx VSQRTSS <sup>3</sup> Vo, Ho, Wss VSQRTSD <sup>3</sup>		VRCPSS <sup>3</sup>				
5xh		Vpdx, Wpdx VSQRTSS <sup>3</sup> Vo, Ho, Wss VSQRTSD <sup>3</sup>		VRCPSS <sup>3</sup>				
6vb	Gy, Optix	VSQRTSS <sup>3</sup> Vo, Ho, Wss VSQRTSD <sup>3</sup>		VRCPSS <sup>3</sup>	vpux, ripux, vvpux	vpux, ripux, vvpux	νραλ, πραλ, ννραλ	vpux, ripux, vvpu
6vb		Vo, Ho, Wss VSQRTSD <sup>3</sup>		VRCPSS <sup>3</sup>				
6xh VP		Vo, Ho, Wss VSQRTSD <sup>3</sup>		VICESS				
6xh VP		VSQRTSD <sup>3</sup>	VO, HO, WSS	N/- 11- 14/				
6xh VP				Vo, Ho, Wss				
6xh VP								
6xh VP								
6xh VP		Vo, Ho, Wsd						
6xh VP								
6xh VP								
6xh VP								
	VPUNPCKLBW <sup>2</sup>	VPUNPCKLWD <sup>2</sup>	VPUNPCKLDQ <sup>2</sup>	VPACKSSWB <sup>2</sup>	VPCMPGTB <sup>2</sup>	VPCMPGTW <sup>2</sup>	VPCMPGTD <sup>2</sup>	VPACKUSWB <sup>2</sup>
vpb	орх, нррх, vvppx	Vpwx, Hpwx, Wpwx	Vpdwx, Hpdwx,	Vpkx, Hpix, Wpix	Vpbx, Hpkx, Wpkx	Vpwx, Hpix, Wpix	Vpdwx, Hpjx, Wpjx	Vpkx, Hpix, Wpix
			Wpdwx					
								VZEROUPPER (L=C
								VZEROALL (L=1)
	1/2011/152 <sup>2</sup>	VEV group #12	VEV group #12	VEV group #14	1/201/250.2 <sup>2</sup>	1/201/2501/2		
	VPSHUFD <sup>2</sup>	VEX group #12	VEX group #13	VEX group #14	VPCMPEQB <sup>2</sup>	VPCMPEQW <sup>2</sup>	VPCMPEQD <sup>2</sup>	
Vpd	odwx, Wpdwx, Ib				Vpbx, Hpkx, Wpkx	Vpwx, Hpix, Wpix	Vpdwx, Hpjx, Wpjx	
7xh								
V	VPSHUFHW <sup>2</sup>							
Vp	/pwx, Wpwx, Ib							
1	VPSHUFLW <sup>2</sup>							
Vp	/pwx, Wpwx, Ib							
8xh–Bxh								
			VCMPccPS <sup>1</sup>				VSHUFPS <sup>2</sup>	
			Vpdw, Hps, Wps,				Vpsx, Hpsx, Wpsx,	
			lb				lb	
			VCMPccPD <sup>1</sup>		VPINSRW	VPEXTRW	VSHUFPD <sup>2</sup>	
			Vpqw, Hpd, Wpd,		Vpw, Hpw, Mw, Ib	Gw, Upw, Ib	Vpdx, Hpdx, Wpdx,	
			vpqw, нра, vvpa, Ib		Vpw, Hpw, IViw, Ib Vpw, Hpw, Rd, Ib	Gw, 0µw, ID	vpax, нрах, vvpax, Ib	
Cxh					v µw, пµw, ка, Ib		ai	
			VCMPccSS <sup>1</sup>					
			Vd, Hss, Wss, Ib					
			VCMPccSD <sup>1</sup>					
			Vq, Hsd, Wsd, Ib					

#### Table A-17. VEX Opcode Map 1, Low Nibble = [0h:7h]

VEX encoding adds: EQ\_UQ, NGE, NGT, FALSE, NEQ\_OQ, GE, GT, TRUE [08:0Fh];

EQ\_OS, LT\_OQ, LE\_OQ, UNORD\_S, NEQ\_US, NLT\_UQ, NLE\_UQ, ORD\_S [10h:17h]; and EQ\_US, NGE\_UQ, NGT\_UQ, FALSE\_OS, NEQ\_OS, GE\_OQ, GT\_OQ, TRUE\_US [18:1Fh].

Note 2: Supports both 128 bit and 256 bit vector sizes. Vector size is specified using the VEX.L bit. When L = 0, size is 128 bits; when L = 1, size is 256 bits.

Note 3: Operands are scalars. VEX.L bit is ignored.

VEX.pp	Opcode	x0h	x1h	x2h	x3h	x4h	x5h	x6h	x7h			
00												
01	Dxh	VADDSUBPD <sup>2</sup> Vpdx, Hpdx, Wpdx	VPSRLW <sup>2</sup> Vpwx, Hpwx, Wx	VPSRLD <sup>2</sup> Vpdwx, Hpdwx, Wx	VPSRLQ <sup>2</sup> Vpqwx, Hpqwx, Wx	VPADDQ <sup>2</sup> Vpq, Hpq, Wpq	VPMULLW <sup>2</sup> Vpix, Hpix, Wpix	VMOVQ Wq, Vq (VEX.L=1)	VPMOVMSKB <sup>2</sup> Gy, Upbx			
10	DXII											
11		VADDSUBPS <sup>2</sup> Vpsx, Hpsx, Wpsx										
00												
01	Exh	VPAVGB <sup>2</sup> Vpkx, Hpkx, Wpkx	VPSRAW <sup>2</sup> Vpwx, Hpwx, Wx	VPSRAD <sup>2</sup> Vpdwx, Hpdwx, Wx	VPAVGW <sup>2</sup> Vpix, Hpix, Wpix	VPMULHUW <sup>2</sup> Vpi, Hpi, Wpi	VPMULHW Vpi, Hpi, Wpi	VCVTTPD2DQ <sup>2</sup> Vpjx, Wpdx	VMOVNTDQ Mo, Vo (L=0) Mdo, Vdo (L=1)			
10	LAII							VCVTDQ2PD <sup>2</sup> Vpdx, Wpjx				
11								VCVTPD2DQ <sup>2</sup> Vpjx, Wpdx				
00												
01	Fxh		VPSLLW <sup>2</sup> Vpwx, Hpwx, Wo.qx	VPSLLD <sup>2</sup> Vpdwx, Hpdwx, Wo.qx	VPSLLQ <sup>2</sup> Vpqwx, Hpqwx, Wo.qx	VPMULUDQ <sup>2</sup> Vpqx, Hpjx, Wpjx	VPMADDWD <sup>2</sup> Vpjx, Hpix, Wpix	VPSADBW <sup>2</sup> Vpix, Hpkx, Wpkx	VMASKMOVDQU Vpb, Upb			
10												
11		VLDDQU Vo, Mo (L=0) Vdo, Mdo (L=1)										
	Note 2:	Note 1:       The condition codes are: EQ, LT, LE, UNORD, NEQ, NLT, NLE, and ORD; encoded as [00:07h] using lb.         VEX encoding adds: EQ_UQ, NGE, NGT, FALSE, NEQ_OQ, GE, GT, TRUE [08:0Fh];         EQ_OS, LT_OQ, LE_OQ, UNORD_S, NEQ_US, NLT_UQ, NLE_UQ, ORD_S [10h:17h]; and         EQ_US, NGE_UQ, NGT_UQ, FALSE_OS, NEQ_OS, GE_OQ, GT_OQ, TRUE_US [18:1Fh].         Note 2:       Supports both 128 bit and 256 bit vector sizes. Vector size is specified using the VEX.L bit. When L = 0, size is 128 bits; when L = 1, size is 256 bits.										

 Table A-18.
 VEX Opcode Map 1, Low Nibble = [0h:7h] Continued

	Opcode 0xh-1xh	x8h ••• VMOVAPS <sup>1</sup>	x9h	xAh	xBh	xCh	xDh	xEh	xFh
00									
		VIVIOVAPS	VMOVAPS <sup>1</sup>		VMOVNTPS <sup>1</sup>			VUCOMISS <sup>2</sup>	VCOMISS <sup>2</sup>
01		Vpsx, Wpsx	Wpsx, Vpsx		Mpsx, Vpsx			VSS, WSS	VSS, WSS
		VMOVAPD <sup>1</sup> Vpdx, Wpdx	VMOVAPD <sup>1</sup> Wpdx, Vpdx		VMOVNTPD <sup>1</sup> Mpdx, Vpdx			VUCOMISD <sup>2</sup> Vsd, Wsd	VCOMISD <sup>2</sup> Vsd, Wsd
10	2xh			VCVTSI2SS <sup>2</sup> Vo, Ho, Ey		VCVTTSS2SI <sup>2</sup> Gy, Wss	VCVTSS2SI <sup>2</sup> Gy, Wss		
11				VCVTSI2SD <sup>2</sup> Vo, Ho, Ey		VCVTTSD2SI <sup>2</sup> Gy, Wsd	VCVTSD2SI <sup>2</sup> Gy, Wsd		
3	3xh-4xh								
00		VADDPS <sup>1</sup> Vpsx, Hpsx, Wpsx	VMULPS <sup>1</sup> Vpsx, Hpsx, Wpsx	VCVTPS2PD <sup>1</sup> Vpdx, Wpsx	VCVTDQ2PS <sup>1</sup> Vpsx, Wpjx	VSUBPS <sup>1</sup> Vpsx, Hpsx, Wpsx	VMINPS <sup>1</sup> Vpsx, Hpsx, Wpsx	VDIVPS <sup>1</sup> Vpsx, Hpsx, Wpsx	VMAXPS <sup>1</sup> Vpsx, Hpsx, Wp
01		VADDPD <sup>1</sup> Vpdx, Hpdx, Wpdx	VMULPD <sup>1</sup> Vpdx, Hpdx, Wpdx	VCVTPD2PS <sup>1</sup> Vpsx, Wpdx	VCVTPS2DQ <sup>1</sup> Vpjx, Wpsx	VSUBPD <sup>1</sup> Vpdx, Hpdx, Wpdx	VMINPD <sup>1</sup> Vpdx, Hpdx, Wpdx	VDIVPD <sup>1</sup> Vpdx, Hpdx, Wpdx	VMAXPD <sup>1</sup> Vpdx, Hpdx, Wp
10	5xh	VADDSS <sup>2</sup> Vss, Hss, Wss	VMULSS <sup>2</sup> Vss, Hss, Wss	VCVTSS2SD <sup>2</sup> Vo, Ho, Wss	VCVTTPS2DQ <sup>1</sup> Vpjx, Wpsx	VSUBSS <sup>2</sup> Vss, Hss, Wss	VMINSS <sup>2</sup> Vss, Hss, Wss	VDIVSS <sup>2</sup> Vss, Hss, Wss	VMAXSS <sup>2</sup> Vss, Hss, Wss
11		VADDSD <sup>2</sup> Vsd, Hsd, Wsd	VMULSD <sup>2</sup> Vsd, Hsd, Wsd	VCVTSD2SS <sup>2</sup> Vo, Ho, Wsd		VSUBSD <sup>2</sup> Vsd, Hsd, Wsd	VMINSD <sup>2</sup> Vsd, Hsd, Wsd	VDIVSD <sup>2</sup> Vsd, Hsd, Wsd	VMAXSD <sup>2</sup> Vsd, Hsd, Wsd
00									
01	6xh	VPUNPCKHBW <sup>1</sup> Vpbx, Hpbx, Wpbx	VPUNPCKHWD <sup>1</sup> Vpwx, Hpwx, Wpwx	VPUNPCKHDQ <sup>1</sup> Vpdwx, Hpdwx, Wpdwx	VPACKSSDW <sup>1</sup> Vpix, Hpjx, Wpjx	VPUNPCKLQDQ <sup>1</sup> Vpqwx, Hpqwx, Wpqwx	VPUNPCKHQDQ <sup>1</sup> Vpqwx, Hpqwx, Wpqwx	VMOVD VMOVQ Vo, Ey (VEX.L=0)	VMOVDQA <sup>1</sup> Vpqwx, Wpqw
10									VMOVDQU <sup>1</sup> Vpqwx, Wpqw
11									
00						VHADDPD <sup>1</sup> Vpdx, Hpdx, Wpdx	VHSUBPD <sup>1</sup> Vpdx, Hpdx, Wpdx	VMOVD VMOVQ Ey, Vo (VEX.L=1)	VMOVDQA <sup>1</sup> Wpqwx, Vpqw
10	7xh							VMOVQ Vq, Wq (VEX.L=0)	VMOVDQU <sup>1</sup> Wpqwx, Vpqw
11						VHADDPS <sup>1</sup> Vpsx, Hpsx, Wpsx	VHSUBPS <sup>1</sup> Vpsx, Hpsx, Wpsx		
··· ٤	8xh-9xh								
n/a	Axh							VEX group #15	
B	Bxh-Cxh								
00									
01	Dxh	VPSUBUSB <sup>1</sup> Vpkx, Hpkx, Wpkx	VPSUBUSW <sup>1</sup> Vpix, Hpix, Wpix	VPMINUB <sup>1</sup> Vpkx, Hpkx, Wpkx	VPAND <sup>1</sup> Vx, Hx, Wx	VPADDUSB <sup>1</sup> Vpkx, Hpkx, Wpkx	VPADDUSW <sup>1</sup> Vpix, Hpix, Wpix	VPMAXUB <sup>1</sup> Vpkx, Hpkx, Wpkx	VPANDN <sup>1</sup> Vx, Hx, Wx
00									
01	Exh	VPSUBSB <sup>1</sup> Vpkx, Hpkx, Wpkx	VPSUBSW <sup>1</sup> Vpix, Hpix, Wpix	VPMINSW <sup>1</sup> Vpix, Hpix, Wpix	VPOR <sup>1</sup> Vx, Hx, Wx	VPADDSB <sup>1</sup> Vpkx, Hpkx, Wpkx	VPADDSW <sup>1</sup> Vpix, Hpix, Wpix	VPMAXSW <sup>1</sup> Vpix, Hpix, Wpix	VPXOR <sup>1</sup> Vx, Hx, Wx
00	T								
01	Fxh	VPSUBB <sup>1</sup> Vpkx, Hpkx, Wpkx	VPSUBW <sup>1</sup> Vpix, Hpix, Wpix	VPSUBD <sup>1</sup> Vpxj, Hpjx, Wpjx	VPSUBQ <sup>1</sup> Vpqx, Hpqx, Wpqx	VPADDB <sup>1</sup> Vpkx, Hpkx, Wpkx	VPADDW <sup>1</sup> Vpix, Hpix, Wpix	VPADDD <sup>1</sup> Vpjx, Hpjx, Wpjx	

# Table A-19. VEX Opcode Map 1, Low Nibble = [8h:Fh]

Table A-20.	VEX Opcode Map 2, Low Nibble = [0h:7h]

VEX.pp	Opcode	x0h	x1h	x2h	x3h	x4h	x5h	x6h	x7h
	0.t	VPSHUFB <sup>1</sup>	VPHADDW <sup>1</sup>	VPHADDD <sup>1</sup>	VPHADDSW <sup>1</sup>	VPMADDUBSW <sup>1</sup>	VPHSUBW <sup>1</sup>	VPHSUBD <sup>1</sup>	VPHSUBSW <sup>1</sup>
01	0xh	Vpbx, Hpbx, Wpbx	Vpix, Hpix, Wpix	Vpjx, Hpjx, Wpjx	Vpix, Hpix, Wpix	Vpix, Hpkx, Wpkx	Vpix, Hpix, Wpix	Vpjx, Hpjx, Wpjx	Vpix, Hpix, Wpix
					VCVTPH2PS <sup>1</sup>			VPERMPS	VPTEST <sup>1,4</sup>
01	1xh				Vpsx, Wphx			Vps, Hd, Wps	Vx, Wx
		VPMOVSXBW <sup>1</sup>	VPMOVSXBD <sup>1</sup>	VPMOVSXBQ <sup>1</sup>	VPMOVSXWD <sup>1</sup>	VPMOVSXWQ <sup>1</sup>	VPMOVSXDQ <sup>1</sup>		
01	2xh	Vpix, Wpkx	Vpjx, Wpkx	Vpqx, Wpkx	Vpjx, Wpix	Vpqx, Wpix	Vpqx, Wpjx		
		VPMOVZXBW <sup>1</sup>	VPMOVZXBD <sup>1</sup>	VPMOVZXBQ <sup>1</sup>	VPMOVZXWD <sup>1</sup>	VPMOVZXWQ <sup>1</sup>	VPMOVZXDQ <sup>1</sup>	VPERMD	VPCMPGTQ <sup>1</sup>
01	3xh	Vpix, Wpkx	Vpjx, Wpkx	Vpqx, Wpkx	Vpjx, Wpix	Vpqx, Wpix	Vpqx, Wpjx	Vd, Hd, Wd	Vpqx, Hpqx, Wpqx
		VPMULLD <sup>1</sup>	VPHMINPOSUW				VPSRLV-	VPSRAVD <sup>1</sup>	VPSLLV-
01	4xh	Vpjx, Hpjx, Wpxj	Vo, Wpi				D <sup>1</sup> Vx, Hx, Wx (W=0) Q <sup>1</sup> Vx, Hx, Wx (W=1)	Vpdwx, Hpdwx, Wpdwx	D <sup>1</sup> Vx, Hx, Wx (W=0) Q <sup>1</sup> Vx, Hx, Wx (W=1)
!	5xh-8xh						Q_VX, HX, WX (W-1)	Tiputx	Q_VX, HX, WX (W-1)
		<sup>5</sup> VPGATHERD-	<sup>5</sup> VPGATHERQ-	<sup>5</sup> VGATHERD-	<sup>5</sup> VGATHERQ-			<sup>2</sup> VFMADDSUB132-	<sup>3</sup> VFMSUBADD132-
01		D <sup>1</sup> Vx, M*d, Hpdw (W=0)	D <sup>1</sup> Vx, M*d, Hpdw (W=0)		PS <sup>1</sup> Vx,M*ps,Hps (W=0)				PS <sup>1</sup> Vx,Hx,Wx (W=0)
		Q <sup>1</sup> Vx, M*q, Hpqwx (W=1)	Q <sup>1</sup> Vx, M*q, Hpqw (W=1)	PD <sup>1</sup> Vx,M*pd,Hpdx (W=1)	PD <sup>1</sup> Vx,M*pd,Hpdx (W=1)			PD <sup>1</sup> Vx,Hx,Wx (W=1) VFMADDSUB213-	PD <sup>1</sup> Vx,Hx,Wx (W=1) VFMSUBADD213-
01	Axh							PS <sup>1</sup> Vx,Hx,Wx (W=0)	
								PD <sup>1</sup> Vx,Hx,Wx (W=1)	
								VFMADDSUB231-	VFMSUBADD231-
01	Bxh							PS <sup>1</sup> Vx,Hx,Wx (W=0)	
	C							PD <sup>1</sup> Vx,Hx,Wx (W=1)	PD <sup>1</sup> Vx,Hx,Wx (W=1)
	Cxh-Exh			ANDN			BZHI		BEXTR
00				Gy, By, Ey			Gy, Ey, By		Gy, Ey, By
							PEXT		SHLX
01							Gy, By, Ey		Gy, Ey, By
	Fxh				VEX group #17				SARX
10									Gy, Ey, By
							PDEP	MULX	SHRX
11							Gy, By, Ey	Gy, By, Ey	Gy, Ey, By
1	Note 1:	Supports both 128 bit	and 256 bit vector size	es. Vector size is speci	fied using the VEX.L bit	When L = 0. size is	s 128 bits; when L =	1, size is 256 bits.	
				data type is packed sir	-		,	,	
				e data type is packed do	· ·				
				data type is packed sir					
		For all VEMSUBADDn Operands are treated		e data type is packed do	puble-precision floating	point.			
		Uses VSIB addressing							

Table A-21.	VEX Opcode Map 2, Low Nibble = [8h:Fh]	

VFX pp	Opcode	x8h	x9h	xAh	xBh	xCh	xDh	xEh	xFh
• Exapp	opeoue		VPSIGNW <sup>1</sup>	VPSIGND <sup>1</sup>	VPMULHRSW <sup>1</sup>	VPERMILPS <sup>1</sup>		VTESTPS <sup>1</sup>	VTESTPD <sup>1</sup>
01	0xh	Vpsky, Hpkx, Wpkx	Vpi, Hpi, Wpi	Vpjx, Hpjx, Wpjx	Vpix, Hpix, Wpix		Vpdx, Hpdx, Wpqwx		Vpdx, Wpdx
	VAII		vpi, ripi, vvpi	v pj,, i i pj,, vv pj,		vpsx, ripsx, vvpuwx		vpsx, vvpsx	vpux, vvpux
		VBROADCASTSS <sup>1</sup>	VBROADCASTSD	VBROADCASTF128		VPABSB <sup>1</sup>	VPABSW <sup>1</sup>	VPABSD <sup>1</sup>	
01	1xh	Vps, Wss	Vpd, Wsd	Vdo, Mo		Vpkx, Wpkx	Vpix, Wpix	Vpjx, Wpjx	
			(VEX.L=1)	(VEX.L=1)					
		VPMULDQ <sup>1</sup>	VPCMPEQQ <sup>1</sup>	VMOVNTDQA <sup>1</sup>	VPACKUSDW <sup>1</sup>	VMASKMOVPS <sup>1</sup>	VMASKMOVPD <sup>1</sup>	VMASKMOVPS <sup>1</sup>	VMASKMOVPD <sup>1</sup>
01	2xh	Vpqx, Hpjx , Wpjx	Vpqx, Hpqx, Wpqx	Mx, Vx	Vpix, Hpjx, Wpjx	Vpsx, Hx, Mpsx	Vpdx, Hx, Mpdx	Mpsx, Hx, Vpsx	Mpdx, Hx, Vpdx
		VPMINSB <sup>1</sup>		VPMINUW <sup>1</sup>	VPMINUD <sup>1</sup>	VPMAXSB <sup>1</sup>	VPMAXSD <sup>1</sup>	VPMAXUW <sup>1</sup>	VPMAXUD <sup>1</sup>
01	3xh	Vpkx, Hpkx, Wpkx	Vpjx, Hpjx, Wpjx	Vpix, Hpix, Wpix	Vpjx, Hpjx, Wpjx	Vpkx, Hpkx, Wpkx	Vpxj, Hpjx, Wpjx	Vpix, Hpix, Wpix	Vpjx, Hpjx, Wpjx
	4xh								
		VPBROADCASTD <sup>1</sup>	VPBROADCASTQ <sup>1</sup>	VBROADCASTI128					
01	5xh	Vx, Wd	Vx, Wq	Vdo, Mo					
	6xh	•••							
		$VPBROADCASTB^1$	VPBROADCASTW <sup>1</sup>						
01	7xh	Vx, Wb	Vx, Ww						
	0					VPMASKMOV-		VPMASKMOV-	
01	8xh					D <sup>1</sup> Vx, Hx, Mx (W=0)		$D^1$ Mx, Hx, Vx (W=0)	
		<sup>3</sup> VFMADD132-	VFMADD132-	<sup>4</sup> VFMSUB132-	VFMSUB132-	Q <sup>1</sup> Vx, Hx, Mx (W=1) VFNMADD132-	VFNMADD132-	Q <sup>1</sup> Mx, Hx, Vx (W=1) VFNMSUB132-	VFNMSUB132-
01	9xh		SS <sup>2</sup> Vo,Ho,Wd (W=0)						
01									
		VFMADD213-	SD <sup>2</sup> Vo,Ho,Wq (W=1) VFMADD213-	VFMSUB213-	SD_V0,H0,Wq(W=1) VFMSUB213-	VFNMADD213-	VFNMADD213-	VFNMSUB213-	SD <sup>2</sup> Vo,Ho,Wq (W=1) VFNMSUB213-
01	Axh		SS <sup>2</sup> Vo,Ho,Wd (W=0)						
01							SS V0,H0,Wd (W=0) SD <sup>2</sup> Vo,Ho,Wq (W=1)		
		VFMADD231-	SD V0,H0,WQ (W=1) VFMADD231-	VFMSUB231-	VFMSUB231-	VFNMADD231-	VFNMADD231-	VFNMSUB231-	SD <sup>2</sup> Vo,Ho,Wq (W=1) VFNMSUB231-
01	Bxh		SS <sup>2</sup> Vo,Ho,Wd (W=0)						
01	DVII		SD <sup>2</sup> Vo,Ho,Wq (W=1)						
	Cxh		50 V0,110,VVQ (VV-1)	10 • • • • • • • • • • • • • • • • • • •	50 v0,110,vvq (vv-1)		50 V0,110,WQ (W-1)		30 V0,110, VVQ (VV-1)
•••	CAIL	•••			VAESIMC	VAESENC	VAESENCLAST	VAESDEC	VAESDECLAST
01	Dxh				VAESINC Vo, Wo	VAESEINC Vo, Ho, Wo	VALSENCLAST Vo, Ho, Wo	VAESDEC Vo, Ho, Wo	VAESDECEAST Vo, Ho, Wo
01	DVII				vo, wo	V0, 110, W0	vo, no, wo	vo, 110, vvo	vo, no, wo
	Exh-Fxh								
		Supports both 128 b	bit and 256 bit vector	sizes. Vector size is	specified using the \	/EX.L bit. When L = (	), size is 128 bits; wh	nen L = 1, size is 256	bits.
			rs. VEX.L bit is ignor		-				
			PS instructions, the o		0	01			
			PD instructions, the						
			PS instructions, the o						
		For all VFMSUBnnn	PD instructions, the o	tata type is packed o	louble-precision float	ing point.			

Table A-22. VEX Opcode Map 3, Low Nubble – $[011.711]$	Table A-22.	VEX Opcode Map 3, Low Nibble = [0h:7h]
--	-------------	--

VEX.pp	Nibble	x0h	x1h	x2h	x3h	x4h	x5h	x6h	x7h
00									
01	0xh	VPERMQ Vq, Wq, Ib	VPERMPD Vpd, Wpd, Ib	VPBLENDD <sup>1</sup> Vpdwx, Hpdwx, Wpdwx, Ib		VPERMILPS <sup>1</sup> Vpsx, Wpsx, Ib	VPERMILPD <sup>1</sup> Vpdx, Wpdx, Ib	VPERM2F128 Vdo, Ho, Wo, Ib (VEX.L=1)	
00									
01	1xh					VPEXTRB Mb, Vpb, Ib VPEXTRB Ry, Vpb, Ib	VPEXTRW Mw, Vpw, Ib VPEXTRW Ry, Vpw, Ib	VPEXTRD Ed, Vpdw, Ib VPEXTRQ Eq, Vpqw, Ib	VEXTRACTPS Mss, Vps, lb VEXTRACTPS Rss, Vps, lb
00									
01	2xh	VPINSRB Vpb, Hpb, Wb, Ib	VINSERTPS Vps, Hps, Ups/Md,	VPINSRD Vpdw, Hpdw, Ed, Ib (W=0) VPINSRQ Vpdw, Hpqw, Eq, Ib (W=1)					
	3xh								
00									
01	4xh	VDPPS <sup>1</sup> Vpsx, Hpsx, Wpsx, Ib	VDPPD Vpd, Hpd, Wpd, Ib	VMPSADBW <sup>1</sup> Vpix, Hpkx, Wpkx, Ib		VPCLMULQDQ Vo, Hpq, Wpq, Ib		VPERM2I128 Vo, Ho, Wo, ib	
	5xh								
00	Cult								
01	6xh	VPCMPESTRM Vo, Wo, Ib	VPCMPESTRI Vo, Wo, Ib	VPCMPISTRM Vo, Wo, Ib	VPCMPISTRI Vo, Wo, Ib				
	7xh-Exh								
10	Evh								
11	Fxh	RORX Gy, Ey, ib							
	Note 1:	Supports both 128 b	it and 256 bit vector	sizes. Vector size is	specified using the	VEX.L bit. When L=0	), size is 128 bits; wl	hen L=1, size is 256	bits.

VEX.pp	Opcode	x8h	x9h	xAh	xBh	xCh	xDh	xEh	xFh
		VROUNDPS <sup>1</sup>	VROUNDPD <sup>1</sup>	VROUNDSS	VROUNDSD	VBLENDPS <sup>1</sup>	VBLENDPD <sup>1</sup>	VPBLENDW <sup>1</sup>	VPALIGNR <sup>1</sup>
01	0xh	Vpsx, Wpsx, Ib	Vpdx, Wpdx, Ib	Vss, Hss, Wss, Ib	Vsd, Hsd, Wsd, Ib			Vpwx, Hpwx, Wpwx	
						Ib	lb	lb	lb
		VINSERTF128	VEXTRACTF128				VCVTPS2PH <sup>1</sup>		
01	1xh	Vdo, Hdo, Wo, Ib	Wo, Vdo, Ib				Wph, Vps, Ib		
	2xh								
		VINSERTI128	VEXTRACTI128						
01	3xh	Vdo, Hdo, Wo, Ib	Wo, Vdo, Ib						
		VPERMILzz2PS <sup>1,2</sup>	VPERMILzz2PD <sup>1,2</sup>	VBLENDVPS <sup>1</sup>	VBLENDVPD <sup>1</sup>	VPBLENDVB <sup>1</sup>			
		Vpsx, Hpsx, Wpsx,	Vpdx, Hpdx, Wpdx	Vpsx, Hpsx, Wpsx,		Vpbx, Hpbx, Wpbx,			
01	4xh	Lpsx, lb (W=0)	Lpdx, Ib (W=0)	Lpdx	Lpdx	Lx			
		Vpsx, Hpsx, Lpsx,	Vpdx, Hpdx, Lpdx,						
		Wpsx, lb (W=1)	Wpdx, Ib (W=1)						
						VFMADDSUBPS <sup>1</sup>	VFMADDSUBPD <sup>1</sup>	VFMSUBADDPS <sup>1</sup>	VFMSUBADDPD <sup>1</sup>
01						Vpsx, Hpsx, Wpsx,	Vpdx, Hpdx, Wpdx,		
01						Lpsx (W=0) Vpsx, Hpsx, Lspx,	Lpdx (W=0) Vpdx, Hpdx, Lpdx,	Lpsx (W=0) Vpsx, Hpsx, Lspx,	Lpdx (W=0) Vpdx, Hpdx, Lpdx
						Wpsx, Hpsx, Lspx, Wpsx (W=1)	Wpdx (W=1)	Wpsx, Hpsx, Lspx, Wpsx (W=1)	Wpdx (W=1)
	5xh					VFMADDSUBPS <sup>1</sup>	VFMADDSUBPD <sup>1</sup>	VFMSUBADDPS <sup>1</sup>	VFMSUBADDPD <sup>1</sup>
						Vpsx, Lpsx, Wpsx,	Vpdx, Lpdx, Wpdx,	Vpsx, Lpsx, Wpsx,	Vpdx, Lpdx, Wpdx
10						Hpsx (W=0)	Hpdx (W=0)	Hpsx (W=0)	Hpdx (W=0)
						Vpsx, Lpsx, Hpsx,	Vpdx, Lpdx, Hpdx,	Vpsx, Lpsx, Hpsx,	Vpdx, Lpdx, Hpdx,
		1				Wpsx (W=1)	Wpdx (W=1)	Wpsx (W=1)	Wpdx (W=1)
		VFMADDPS <sup>1</sup>	VFMADDPD <sup>1</sup>	VFMADDSS	VFMADDSD	VFMSUBPS <sup>1</sup>	VFMSUBPD <sup>1</sup>	VFMSUBSS	VFMSUBSD
01		Vpsx, Hpsx, Wpsx,	Vpdx, Hpdx, Wpdx,		Vsd, Hsd, Wsd, Lsd	Vpsx, Hpsx, Wpsx,	Vpdx, Hpdx, Wpdx,		
01		Lpsx (W=0)	Lpdx (W=0) Vpdx, Hpdx, Lpdx,	(W=0)	(W=0) Vsd, Hsd, Lsd, Wsd	Lpsx (W=0)	Lpdx (W=0) Vpdx, Hpdx, Lpdx,	(W=0) Vss, Hss, Lss, Wss	(W=0)
		Vpsx, Hpsx, Lpsx, Wpsx (W=1)	Wpdx (W=1)	(W=1)	(W=1)	Vpsx, Hpsx, Lpsx, Wpsx (W=1)	Wpdx (W=1)	(W=1)	(W=1)
	6xh	VFMADDPS <sup>1</sup>	VFMADDPD <sup>1</sup>	VFMADDSS	VFMADDSD	VFMSUBPS <sup>1</sup>	VFMSUBPD <sup>1</sup>	VFMSUBSS	VFMSUBSD
		Vpsx, Lpsx, Wpsx,	Vpdx, Lpdx, Wpdx,	Vss, Lss, Wss, Hss		Vpsx, Lpsx, Wpsx,	Vpdx, Lpdx, Wpdx,		
10		Hpsx (W=0)	Hpdx (W=0)	(W=0)	(W=0)	Hpsx (W=0)	Hpdx (W=0)	(W=0)	(W=0)
		Vpsx, Lpsx, Hpsx,	Vpdx, Lpdx, Hpdx,	Vss, Lss, Hss, Wss	Vsd, Lsd, Hsd, Wsd	Vpsx, Lpsx, Hpsx,	Vpdx, Lpdx, Hpdx,	Vss, Lss, Hss, Wss	Vsd, Lsd, Hsd, Wso
		Wpsx (W=1)	Wpdx (W=1)	(W=1)	(W=1)	Wpsx (W=1)	Wpdx (W=1)	(W=1)	(W=1)
		VFNMADDPS <sup>1</sup>	VFNMADDPD <sup>1</sup>	VFNMADDSS	VFNMADDSD	VFNMSUBPS <sup>1</sup>	VFNMSUBPD <sup>1</sup>	VFNMSUBSS	VFNMSUBSD
01		Vpsx, Hpsx, Wpsx, Lpsx (W=0)	Vpdx, Hpdx, Wpdx, Lpdx (W=0)	VSS, HSS, WSS, LSS (W=0)	Vsa, Hsa, Wsa, Lsa (W=0)	Vpsx, Hpsx, Wpsx, Lpsx (W=0)	Vpdx, Hpdx, Wpdx, Lpdx (W=0)	Vss, Hss, Wss, Lss (W=0)	Vsd, Hsd, Wsd, Lso (W=0)
01		Vpsx, Hpsx, Lpsx,	Vpdx, Hpdx, Lpdx,	. ,	Vsd, Hsd, Lsd, Wsd		Vpdx, Hpdx, Lpdx,	. ,	
		Wpsx, Hpsx, Epsx, Wpsx (W=1)	Wpdx (W=1)	(W=1)	(W=1)	Wpsx (W=1)	Wpdx (W=1)	(W=1)	(W=1)
	7xh	VFNMADDPS <sup>1</sup>	VFNMADDPD <sup>1</sup>	VFNMADDSS	VFNMADDSD	VFNMSUBPS <sup>1</sup>	VFNMSUBPD <sup>1</sup>	VFNMSUBSS	VFNMSUBSD
		VPNINADDPS Vpsx, Lpsx, Wpsx,		Vss, Lss, Wss, Hss		VPNNSOBPS Vpsx, Lpsx, Wpsx,	Vpdx, Lpdx, Wpdx,		
10		Hpsx (W=0)	Hpdx (W=0)	(W=0)	(W=0)	Hpsx (W=0)	Hpdx (W=0)	(W=0)	(W=0)
		Vpsx, Lpsx, Hpsx,	Vpdx, Lpdx, Hpdx,	Vss, Lss, Hss, Wss		Vpsx, Lpsx, Hpsx,	Vpdx, Lpdx, Hpdx,	Vss, Lss, Hss, Wss	. ,
		Wpsx (W=1)	Wpdx (W=1)	(W=1)	(W=1)	Wpsx (W=1)	Wpdx (W=1)	(W=1)	(W=1)
	8xh-Cxh								
									VAESKEYGEN-
01	Dxh								ASSIST
									Vo, Wo, Ib
	Exh-Fxh								
	Note 1:	Supports both 128 b	pit and 256 bit vector	sizes. Vector size is	s specified using the	VEX.L bit. When L=0	), size is 128 bits; w	hen L=1, size is 256	bits.
	Note 2:	The zero match coo	des are TD, TD (alias	s), MO, and MZ. The	y are encoded as the	zzzz field of the lb,	using 03h.		~

# Table A-23. VEX Opcode Map 3, Low Nibble = [8h:Fh]

X Map, pcode 1 71h 1 72h	VEX.pp 01	xx000xxx	xx001xxx	xx010xxx VPSRLW <sup>1</sup> Hpwx, Upwx, Ib	xx011xxx	xx100xxx VPSRAW <sup>1</sup>	xx101xxx	xx110xxx VPSLLW <sup>1</sup>	xx111xxx
71h 1	01							VPSLLW <sup>1</sup>	
						Hpwx, Upwx, Ib		Hpwx, Upwx, Ib	
/211	01			VPSRLD <sup>1</sup> Hpdwx, Updwx, Ib		VPSRAD <sup>1</sup> Hpdwx, Updwx, Ib		VPSLLD <sup>1</sup> Hpdwx, Updwx, Ib	
1 73h	01			VPSRLQ <sup>1</sup> Hpqwx, Upqwx, Ib	VPSRLDQ <sup>1</sup> Hpbx, Upbx, Ib			VPSLLQ <sup>1</sup> Hpqwx, Upqwx, Ib	VPSLLDQ <sup>1</sup> Hpbx, Upbx, Ib
1 AEh	00			VLDMXCSR Md	VSTMXCSR Md				
2 F3h	00		BLSR By, Ey	BLSMSK By, Ey	BLSI By, Ey				
73 1 AE F3	h h	h 00 h 00	h 00	h 00 BLSR By, Ey	h     01     Hpqwx, Upqwx, Ib       h     00     VLDMXCSR Md       h     00     BLSR By, Ey	h     01     Hpqwx, Upqwx, Ib     Hpbx, Upbx, Ib       h     00     VLDMXCSR Md     VSTMXCSR Md       h     00     BLSR     BLSMSK     BLSI       b     00     By, Ey     By, Ey     By, Ey	h       01       Hpqwx, Upqwx, Ib       Hpbx, Upbx, Ib         h       00       VLDMXCSR Md       VSTMXCSR Md         h       00       BLSR       BLSMSK       BLSI         h       00       BY, Ey       By, Ey       By, Ey	h       01       Hpqwx, Upqwx, Ib       Hpbx, Upbx, Ib       Hpbx, Upbx, Ib         h       00       VLDMXCSR Md       VSTMXCSR Md       VSTMXCSR Md         h       00       BLSR       BLSMSK       BLSI         by Ey       By, Ey       By, Ey       By, Ey       By, Ey	h       01       Hpqwx, Upqwx, Ib       Hpbx, Upbx, Ib       Hpqwx, Upqwx, Ib         h       00       VLDMXCSR Md       VSTMXCSR Md       Image: Compare the symptotic symptot symptotic s

Table A-24. VEX Opcode Groups

**XOP Opcode Maps.** Tables A-25 – A-30 below present the XOP opcode maps and Table A-31 on page 477 presents the VEX opcode groups.

Table A-25.	XOP Opcode Map 8h, Low Nibble = [0h:7h]
-------------	---

XOP.pp	Opcode	x0h	x1h	x2h	x3h	x4h	x5h	x6h	x7h
	0xh-7xh								
00	8xh						VPMACSSWW Vo,Ho,Wo,Lo	VPMACSSWD Vo,Ho,Wo,Lo	VPMACSSDQL Vo,Ho,Wo,Lo
00	9xh						VPMACSWW Vo,Ho,Wo,Lo	VPMACSWD Vo,Ho,Wo,Lo	VPMACSDQL Vo,Ho,Wo,Lo
00	Axh				VPPERM Vo,Ho,Wo,Lo (W=0) Vo,Ho,Lo,Wo (W=1)			VPMADCSSWD Vo,Ho,Wo,Lo	
00	Bxh							VPMADCSWD Vo,Ho,Wo,Lo	
00	Cxh	VPROTB Vo,Wo,Ib	VPROTW Vo,Wo,Ib	VPROTD Vo,Wo,Ib	VPROTQ Vo,Wo,Ib				
	Dxh-Fxh								

XOP.pp	Opcode	x8h	x9h	xAh	xBh	xCh	xDh	xEh	xF
	0xh-07xh								
								VPMACSSDD	VPMACSSDQH
00	8xh							Vo,Ho,Wo,Lo	Vo,Ho,Wo,Lo
								VPMACSDD	VPMACSDQH
00	9xh							Vo,Ho,Wo,Lo	Vo,Ho,Wo,Lo
	Axh-Bxh								
						VPCOMccB <sup>1</sup>	VPCOMccW <sup>1</sup>	VPCOMccD <sup>1</sup>	VPCOMccQ <sup>1</sup>
00	Cxh					Vo,Ho,Wo,Ib	Vo,Ho,Wo,Ib	Vo,Ho,Wo,Ib	Vo,Ho,Wo,Ib
00	Dxh								
						VPCOMccUB <sup>1</sup>		VPCOMccUD <sup>1</sup>	VPCOMccUQ <sup>1</sup>
00	Exh					Vo,Ho,Wo,Ib	Vo,Ho,Wo,Ib	Vo,Ho,Wo,Ib	Vo,Ho,Wo,Ib
00	Fxh								
	Note 1:	The condition codes	are IT IE GT GE	EO NEO EALSE	and TRUE. They are	encoded via lb. usi	ng 00 07h		

Table A-26. XOP Opcode Map 8h, Low Nibble = [8h:Fh]

Table A-27.	XOP Opcode Map 9h	l ow Nibble =	[0h:7h]

XOP.pp	Opcode	x0h	x1h	x2h	x3h	x4h	x5h	x6h	x7h
00	0xh		XOP group #1	XOP group #2					
00	1xh			XOP group #3					
	2xh-7xh								
00	8xh	VFRCZPS Vx,Wx	VFRCZPD Vx,Wx	VFRCZSS Vq,Wss	VFRCZSD Vq,Wsd				
00	9xh	VPROTB Vo,Wo,Ho (W=0) Vo,Ho,Wo (W=1)	VPROTW Vo,Wo,Ho (W=0) Vo,Ho,Wo (W=1)	VPROTD Vo,Wo,Ho (W=0) Vo,Ho,Wo (W=1)	VPROTQ Vo,Wo,Ho (W=0) Vo,Ho,Wo (W=1)	VPSHLB Vo,Wo,Ho (W=0) Vo,Ho,Wo (W=1)	VPSHLW Vo,Wo,Ho (W=0) Vo,Ho,Wo (W=1)	VPSHLD Vo,Wo,Ho (W=0) Vo,Ho,Wo (W=1)	VPSHLQ Vo,Wo,Ho (W=0) Vo,Ho,Wo (W=1)
	Axh-Bxh								
00	Cxh		VPHADDBW Vo,Wo	VPHADDBD Vo,Wo	VPHADDBQ Vo,Wo			VPHADDWD Vo,Wo	VPHADDWQ Vo,Wo
00	Dxh		VPHADDUBWD Vo,Wo	VPHADDUBD Vo,Wo	VPHADDUBQ Vo,Wo			VPHADDUWD Vo,Wo	VPHADDUWQ Vo,Wo
00	Exh		VPHSUBBW Vo,Wo	VPHSUBWD Vo,Wo	VPHSUBDQ Vo,Wo				
	Fxh								

Table A-28.	XOP Opcode N	ap 9h, Low Nibble = [8h:Fh]
-------------	--------------	-----------------------------

XOP.pp	Opcode	x8h	x9h	xAh	xBh	xCh	xDh	xEh	xF
	0xh-8xh								
00	9xh	VPSHAB Vo,Wo,Ho (W=0) Vo,Ho,Wo (W=1)	VPSHAW Vo,Wo,Ho (W=0) Vo,Ho,Wo (W=1)	VPSHAD Vo,Wo,Ho (W=0) Vo,Ho,Wo (W=1)	VPSHAQ Vo,Wo,Ho (W=0) Vo,Ho,Wo (W=1)				
	Axh-Bxh								
00	Cxh				VPHADDDQ Vo,Wo				
00	Dxh				VPHADDUDQ Vo,Wo				
	Exh-Fxh								

## Table A-29. XOP Opcode Map Ah, Low Nibble = [0h:7h]

XOP.pp	Opcode	x0h	x1h	x2h	x3h	x4h	x5h	x6h	x7h
	0xh								
00	1xh	BEXTR Gy,Ey,Id		XOP group #4					
	2xh-Fxh								

# Table A-30. XOP Opcode Map Ah, Low Nibble = [8h:Fh]

XOP.pp	Opcode	x8h	x9h	xAh	xBh	xCh	xDh	xEh	xFh			
n/a	0xh-Fxh											
	Opcodes Reserved											

# Table A-31. XOP Opcode Groups

					ModR	M.reg			
Grou	р	/0	/1	/2	/3	/4	/5	/6	/7
XOP			BLCFILL	BLSFILL	BLCS	TZMSK	BLCIC	BLSIC	T1MSKC
9	#1		By,Ey	By,Ey	By,Ey	By,Ey	By,Ey	By,Ey	By,Ey
01h									
XOP			BLCMSK					BLCI	
9	#2		By,Ey					By,Ey	
02h									
XOP		LLWPCB	SLWPCB						
9	#3	Ry	Ry						
12h									
XOP		LWPINS	LWPVAL						
A	#4	By,Ed,Id	By,Ed,Id						
12h									

# A.2 Operand Encodings

An operand is data that affects or is affected by the execution of an instruction. Operands may be located in registers, memory, or I/O ports. For some instructions, the location of one or more operands is implicitly specified based on the opcode alone. However, for most instructions, operands are specified using bytes that immediately follow the opcode byte. These bytes are designated the *mode-register-memory* (ModRM) byte, the *scale-index-base* (SIB) byte, the displacement byte(s), and the immediate byte(s). The presence of the SIB, displacement, and immediate bytes are optional depending on the instruction, and, for instructions that reference memory, the memory addressing mode.

The following sections describe the encoding of the ModRM and SIB bytes in various processor modes.

# A.2.1 ModRM Operand References

Figure A-2 below shows the format of the ModRM byte. There are three fields—*mod, reg*, and *r/m*. The *reg* field is normally used to specify a register-based operand. The *mod* and *r/m* fields together provide a 5-bit field, augmented in 64-bit mode by the R and B bits of a REX, VEX, or XOP prefix, normally used to specify the location of a second memory- or register-based operand and, for a memory-based operand, the addressing mode.

As described in "Encoding Extensions Using the ModRM Byte" on page 447, certain instructions use either the reg field, the r/m field, or the entire ModRM byte to extend the opcode byte in the encoding of the instruction operation.




Figure A-2. ModRM-Byte Format

The two sections below describe the ModRM operand encodings, first for 16-bit references and then for 32-bit and 64-bit references.

**16-Bit Register and Memory References.** Table A-32 shows the notation and encoding conventions for register references using the ModRM *reg* field. This table is comparable to Table A-34 on page 481 but applies only when the address-size is 16-bit. Table A-33 on page 479 shows the

notation and encoding conventions for 16-bit memory references using the ModRM byte. This table is comparable to Table A-35 on page 482.

Mnemonic		ModRM <i>reg</i> Field										
Notation	/0	/1	/2	/3	/4	/5	/6	/7				
reg8	AL	CL	DL	BL	AH	СН	DH	BH				
reg16	AX	CX	DX	BX	SP	BP	SI	DI				
reg32	EAX	ECX	EDX	EBX	ESP	EBP	ESI	EDI				
mmx	MMX0	MMX1	MMX2	MMX3	MMX4	MMX5	MMX6	MMX7				
xmm	XMM0	XMM1	XMM2	XMM3	XMM4	XMM5	XMM6	XMM7				
ymm	YMM0	YMM1	YMM2	YMM3	YMM4	YMM5	YMM6	YMM7				
sReg	ES	CS	SS	DS	FS	GS	invalid	invalid				
cReg	CR0	CR1	CR2	CR3	CR4	CR5	CR6	CR7				
dReg	DR0	DR1	DR2	DR3	DR4	DR5	DR6	DR7				

Table A-32. ModRM reg Field Encoding, 16-Bit Addressing

	ModRM			Mo	dRM /	reg Fi	eld <sup>1</sup>			ModRM r/m Field
Effective Address	<i>mod</i> Field	/0	/1	/2	/3	/4	/5	/6	/7	
	(binary)		Сог	mplet	e Mod	IRM B	Syte (h	nex)	•	(binary)
[BX] + [SI]		00	08	10	18	20	28	30	38	000
[BX] + [DI]		01	09	11	19	21	29	31	39	001
[BP] + [SI]		02	0A	12	1A	22	2A	32	3A	010
[BP] + [DI]	00	03	0B	13	1B	23	2B	33	3B	011
[SI]	00	04	0C	14	1C	24	2C	34	3C	100
[DI]		05	0D	15	1D	25	2D	35	3D	101
disp16		06	0E	16	1E	26	2E	36	3E	110
[BX]		07	0F	17	1F	27	2F	37	3F	111
Notes: 1. See Table A-32 for complete specification	n of ModRN	1 "reg"	field.	•	•		•		•	•

	ModRM			Mo	dRM /	eg Fi	eld <sup>1</sup>			ModRM
Effective Address	<i>mod</i> Field	/0	/1	/2	/3	/4	/5	/6	/7	<i>r/m</i> Field
	(binary)		(binary)							
[BX] + [SI] + <i>disp8</i>		40	48	50	58	60	68	70	78	000
[BX] + [DI] + <i>disp8</i>		41	49	51	59	61	69	71	79	001
[BP] + [SI] + <i>disp8</i>		42	4A	52	5A	62	6A	72	7A	010
[BP] + [DI] + <i>disp8</i>	01	43	4B	53	5B	63	6B	73	7B	011
[SI] + disp8	01	44	4C	54	5C	64	6C	74	7C	100
[DI] + disp8		45	4D	55	5D	65	6D	75	7D	101
[BP] + disp8		46	4E	56	5E	66	6E	76	7E	110
[BX] + disp8		47	4F	57	5F	67	6F	77	7F	111
[BX] + [SI] + <i>disp16</i>		80	88	90	98	A0	A8	B0	B8	000
[BX] + [DI] + <i>disp16</i>		81	89	91	99	A1	A9	B1	B9	001
[BP] + [SI] + <i>disp16</i>		82	8A	92	9A	A2	AA	B2	BA	010
[BP] + [DI] + <i>disp16</i>	10	83	8B	93	9B	A3	AB	B3	BB	011
[SI] + <i>disp16</i>	10	84	8C	94	9C	A4	AC	B4	BC	100
[DI] + disp16		85	8D	95	9D	A5	AD	B5	BD	101
[BP] + disp16		86	8E	96	9E	A6	AE	B6	BE	110
[BX] + disp16		87	8F	97	9F	A7	AF	B7	BF	111
AL/ AX/ EAX/ MMX0/ XMM0/ YMM0		C0	C8	D0	D8	E0	E8	F0	F8	000
CL/ CX/ ECX/ MMX1/ XMM1/ YMM1		C1	C9	D1	D9	E1	E9	F1	F9	001
DL/ DX/ EDX/ MMX2/ XMM2/ YMM2		C2	CA	D2	DA	E2	EA	F2	FA	010
BL/ BX/ EBX/ MMX3/ XMM3/ YMM3	11	C3	СВ	D3	DB	E3	EB	F3	FB	011
AH/ SP/ ESP/ MMX4/ XMM4/ YMM4		C4	СС	D4	DC	E4	EC	F4	FC	100
CH/ BP/ EBP/ MMX5/ XMM5/ YMM5	1	C5	CD	D5	DD	E5	ED	F5	FD	101
DH/ SI/ ESI/ MMX6/ XMM6/ YMM6	1	C6	CE	D6	DE	E6	EE	F6	FE	110
BH/ DI/ EDI/ MMX7/ XMM7/ YMM7	1	C7	CF	D7	DF	E7	EF	F7	FF	111
Notes: 1. See Table A-32 for complete specification	n of ModRM	1 "reg"	field.							

# Table A-33. ModRM Byte Encoding, 16-Bit Addressing (continued)

**Register and Memory References for 32-Bit and 64-Bit Addressing.** Table A-34 on page 481 shows the encoding for register references using the ModRM *reg* field. The first ten rows of Table A-34 show references when the REX.R bit is cleared to 0, and the last ten rows show references when the REX.R bit is set to 1. In this table, entries under the *Mnemonic Notation* heading correspond

to register notation described in "Mnemonic Syntax" on page 52, and the /r notation under the *ModRM* reg Field heading corresponds to that described in "Opcode Syntax" on page 55.

Mnemonic	REX.R Bit		ModRM reg Field										
Notation	REA.R DIL	/0	/1	/2	/3	/4	/5	/6	/7				
reg8		AL	CL	DL	BL	AH/SPL	CH/BPL	DH/SIL	BH/DIL				
reg16		AX	СХ	DX	BX	SP	BP	SI	DI				
reg32		EAX	ECX	EDX	EBX	ESP	EBP	ESI	EDI				
reg64		RAX	RCX	RDX	RBX	RSP	RBP	RSI	RDI				
mmx	0	MMX0	MMX1	MMX2	MMX3	MMX4	MMX5	MMX6	MMX7				
xmm	0	XMM0	XMM1	XMM2	XMM3	XMM4	XMM5	XMM6	XMM7				
ymm		YMM0	YMM1	YMM2	YMM3	YMM4	YMM5	YMM6	YMM7				
sReg		ES	CS	SS	DS	FS	GS	invalid	invalid				
cReg		CR0	CR1	CR2	CR3	CR4	CR5	CR6	CR7				
dReg		DR0	DR1	DR2	DR3	DR4	DR5	DR6	DR7				
reg8		R8B	R9B	R10B	R11B	R12B	R13B	R14B	R15B				
reg16		R8W	R9W	R10W	R11W	R12W	R13W	R14W	R15W				
reg32		R8D	R9D	R10D	R11D	R12D	R13D	R14D	R15D				
reg64		R8	R9	R10	R11	R12	R13	R14	R15				
mmx	1	MMX0	MMX1	MMX2	MMX3	MMX4	MMX5	MMX6	MMX7				
xmm		XMM8	XMM9	XMM10	XMM11	XMM12	XMM13	XMM14	XMM15				
ymm		YMM8	YMM9	YMM10	YMM11	YMM12	YMM13	YMM14	YMM15				
sReg		ES	CS	SS	DS	FS	GS	invalid	invalid				
cReg		CR8	CR9	CR10	CR11	CR12	CR13	CR14	CR15				
dReg		DR8	DR9	DR10	DR11	DR12	DR13	DR14	DR15				

Table A-34. ModRM reg Field Encoding, 32-Bit and 64-Bit Addressing

Table A-35 on page 482 shows the encoding for 32-bit and 64-bit memory references using the ModRM byte. This table describes 32-bit and 64-bit addressing, with the REX.B bit set or cleared. The *Effective Address* is shown in the two left-most columns, followed by the binary encoding of the ModRM-byte *mod* field, followed by the eight possible hex values of the complete ModRM byte (one value for each binary encoding of the ModRM-byte *reg* field), followed by the binary encoding of the ModRM *r/m* field.

The /0 through /7 notation for the ModRM *reg* field (bits [5:3]) means that the three-bit field contains a value from zero (binary 000) to 7 (binary 111).

Effocti	ivo Addross	ModRM	ModRM <i>reg</i> Field <sup>1</sup>								ModRM
Ellecti	ive Address	<i>mod</i> Field	/0	/1	/2	/3	/4	/5	/6	/7	<i>r/m</i> Field
REX.B = 0	REX.B = 1	(binary)	Complete ModRM Byte (hex)								(binary)
[rAX]	[r8]		00	08	10	18	20	28	30	38	000
[rCX]	[r9]		01	09	11	19	21	29	31	39	001
[rDX]	[r10]		02	0A	12	1A	22	2A	32	3A	010
[rBX]	[r11]		03	0B	13	1B	23	2B	33	3B	011
SIB <sup>2</sup>	SIB <sup>2</sup>	00	04	0C	14	1C	24	2C	34	3C	100
[rIP] + disp32 or disp32 <sup>3</sup>	[rIP] + disp32 or disp32 <sup>3</sup>		05	0D	15	1D	25	2D	35	3D	101
[rSI]	[r14]		06	0E	16	1E	26	2E	36	3E	110
[rDI]	[r15]		07	0F	17	1F	27	2F	37	3F	111
[rAX] + disp8	[r8] + <i>disp8</i>		40	48	50	58	60	68	70	78	000
[rCX] + <i>disp8</i>	[r9] + <i>disp8</i>		41	49	51	59	61	69	71	79	001
[rDX] + <i>disp8</i>	[r10] + <i>disp8</i>		42	4A	52	5A	62	6A	72	7A	010
[rBX] + <i>disp8</i>	[r11] + <i>disp8</i>	01	43	4B	53	5B	63	6B	73	7B	011
[SIB] + <i>disp8</i>	[SIB] + disp8	01	44	4C	54	5C	64	6C	74	7C	100
[rBP] + <i>disp8</i>	[r13] + <i>disp</i> 8		45	4D	55	5D	65	6D	75	7D	101
[rSI] + <i>disp8</i>	[r14] + <i>disp</i> 8		46	4E	56	5E	66	6E	76	7E	110
[rDI] + disp8	[r15] + <i>disp</i> 8		47	4F	57	5F	67	6F	77	7F	111
[rAX] + <i>disp32</i>	[r8] + <i>disp32</i>		80	88	90	98	A0	A8	B0	B8	000
[rCX] + <i>disp32</i>	[r9] + <i>disp32</i>		81	89	91	99	A1	A9	B1	B9	001
[rDX] + <i>disp32</i>	[r10] + <i>disp32</i>		82	8A	92	9A	A2	AA	B2	BA	010
[rBX] + <i>disp32</i>	[r11] + <i>disp32</i>	10	83	8B	93	9B	A3	AB	B3	BB	011
SIB + disp32	SIB + disp32	10	84	8C	94	9C	A4	AC	B4	BC	100
[rBP] + <i>disp32</i>	[r13] + <i>disp32</i>		85	8D	95	9D	A5	AD	B5	BD	101
[rSI] + <i>disp</i> 32	[r14] + <i>disp32</i>		86	8E	96	9E	A6	AE	B6	BE	110
[rDI] + <i>disp</i> 32	[r15] + <i>disp32</i>		87	8F	97	9F	A7	AF	B7	BF	111

### Table A-35. ModRM Byte Encoding, 32-Bit and 64-Bit Addressing

Notes:

1. See Table A-34 for complete specification of ModRM "reg" field.

2. If SIB.base = 5, the SIB byte is followed by four-byte disp32 field and addressing mode is absolute.

In 64-bit mode, the effective address is [rIP]+disp32. In all other modes, the effective address is disp32. If the
address-size prefix is used in 64-bit mode to override 64-bit addressing, the [RIP]+disp32 effective address is truncated after computation to 32 bits.

Effective	Address	ModRM	ModRM <i>reg</i> Field <sup>1</sup>								ModRM
LIECUVE	Address	<i>mod</i> Field	/0	/1	/ <b>2</b>	/3	/4	/5	/6	/7	<i>r/m</i> Field
REX.B = 0	REX.B = 1	(binary)		Complete ModRM Byte (hex)							
AL/rAX/MMX0/XMM0/ YMM0	r8/MMX0/XMM8/ YMM8		C0	C8	D0	D8	E0	E8	F0	F8	000
CL/rCX/MMX1/XMM1/ YMM1	r9/MMX1/XMM9/ YMM9		C1	C9	D1	D9	E1	E9	F1	F9	001
DL/rDX/MMX2/XMM2/ YMM2	r10/MMX2/XMM10/ YMM10		C2	CA	D2	DA	E2	EA	F2	FA	010
BL/rBX/MMX3/XMM3/ YMM3	r11/MMX3/XMM11/ YMM11	11	C3	СВ	D3	DB	E3	EB	F3	FB	011
AH/SPL/rSP/MMX4/ XMM4/YMM4	r12/MMX4/XMM12/ YMM12		C4	СС	D4	DC	E4	EC	F4	FC	100
CH/BPL/rBP/MMX5/ XMM5/YMM5	r13/MMX5/XMM13/ YMM13		C5	CD	D5	DD	E5	ED	F5	FD	101
DH/SIL/rSI/MMX6/ XMM6/YMM6	r14/MMX6/XMM14/ YMM14		C6	CE	D6	DE	E6	EE	F6	FE	110
BH/DIL/rDI/MMX7/ XMM7/YMM7	r15/MMX7/XMM15/ YMM15		C7	CF	D7	DF	E7	EF	F7	FF	111

# Table A-35. ModRM Byte Encoding, 32-Bit and 64-Bit Addressing (continued)

Notes:


1. See Table A-34 for complete specification of ModRM "reg" field.

2. If SIB.base = 5, the SIB byte is followed by four-byte disp32 field and addressing mode is absolute.

In 64-bit mode, the effective address is [rIP]+disp32. In all other modes, the effective address is disp32. If the
address-size prefix is used in 64-bit mode to override 64-bit addressing, the [RIP]+disp32 effective address is truncated after computation to 32 bits.

## A.2.2 SIB Operand References

Figure A-3 on page 484 shows the format of a scale-index-base (SIB) byte. Some instructions have an SIB byte following their ModRM byte to define memory addressing for the complex-addressing modes described in "Effective Addresses" in Volume 1. The SIB byte has three fields—*scale, index*, and *base*—that define the scale factor, index-register number, and base-register number for 32-bit and 64-bit complex addressing modes. In 64-bit mode, the REX.B and REX.X bits extend the encoding of the SIB byte's *base* and *index* fields.



# Figure A-3. SIB Byte Format

Table A-36 shows the encodings for the SIB byte's *base* field, which specifies the base register for addressing. Table A-37 on page 485 shows the encodings for the effective address referenced by a complete SIB byte, including its *scale* and *index* fields. The /0 through /7 notation for the SIB *base* field means that the three-bit field contains a value between zero (binary 000) and 7 (binary 111).

	REX.B Bit ModRM mod Field			SIB <i>base</i> Field									
REA.D BIL		/0	/1	/2	/3	/4	/5	/6	/7				
	00						disp32						
0	01	[rAX]	[rCX]	[rDX]	[rBX]	[rSP]	[rBP] + disp8	[rSI]	[rDI]				
	10						[rBP] + <i>disp</i> 32						
	00						disp32						
1	01	[r8]	[r9]	[r10]	[r11]	[r12]	[r13] + <i>disp8</i>	[r14]	[r15]				
	10						[r13] + <i>disp32</i>						

							SI	B bas	e Fiel	d <sup>1</sup>		
Effective	Adduces	SIB <i>scal</i> e Field	SIB	REX.B = 0	rAX	rCX	rDX	rBX	rSP	note 1	rSI	rDI
Ellective	Address		<i>index</i> Field	REX.B = 1	r8	r9	r10	r11	r12	note 1	r14	r15
					/0	/1	/ <b>2</b>	/3	/4	/5	/6	/7
REX.X = 0	REX.X = 1					С	ompl	ete SI	B Byt	e (he	x)	
[rAX] + [base]	[r8] + [ <i>base</i> ]		000		00	01	02	03	04	05	06	07
[rCX] + [base]	[r9] + [ <i>base</i> ]		001		08	09	0A	0B	0C	0D	0E	0F
[rDX] + [ <i>base</i> ]	[r10] + [ <i>base</i> ]		010		10	11	12	13	14	15	16	17
[rBX] + [base]	[r11] + [ <i>base</i> ]	00	011		18	19	1A	1B	1C	1D	1E	1F
[base]	[r12] + [ <i>base</i> ]	00	100		20	21	22	23	24	25	26	27
[rBP] + [base]	[r13] + [ <i>base</i> ]		101		28	29	2A	2B	2C	2D	2E	2F
[rSI] + [ <i>base</i> ]	[r14] + [ <i>base</i> ]		110		30	31	32	33	34	35	36	37
[rDl] + [ <i>base</i> ]	[r15] + [ <i>base</i> ]	-	111		38	39	3A	3B	3C	3D	3E	3F
[rAX] * 2 + [ <i>base</i> ]	[r8] * 2 + [ <i>base</i> ]		000		40	41	42	43	44	45	46	47
[rCX] * 2 + [ <i>base</i> ]	[r9] * 2 + [ <i>base</i> ]		001		48	49	4A	4B	4C	4D	4E	4F
[rDX] * 2 + [base]	[r10] * 2 + [ <i>base</i> ]		010		50	51	52	53	54	55	56	57
[rBX] * 2 + [ <i>base</i> ]	[r11] * 2 + [ <i>base</i> ]	01	011		58	59	5A	5B	5C	5D	5E	5F
[base]	[r12] * 2 + [ <i>base</i> ]	01	100		60	61	62	63	64	65	66	67
[rBP] * 2 + [ <i>base</i> ]	[r13] * 2 + [ <i>base</i> ]		101		68	69	6A	6B	6C	6D	6E	6F
[rSI] * 2 + [ <i>base</i> ]	[r14] * 2 + [ <i>base</i> ]		110		70	71	72	73	74	75	76	77
[rDl] * 2 + [ <i>base</i> ]	[r15] * 2 + [ <i>base</i> ]		111		78	79	7A	7B	7C	7D	7E	7F
[rAX] * 4 + [ <i>base</i> ]	[r8] * 4 + [ <i>base</i> ]		000		80	81	82	83	84	85	86	87
[rCX] * 4 + [ <i>base</i> ]	[r9] * 4 + [ <i>base</i> ]		001		88	89	8A	8B	8C	8D	8E	8F
[rDX] * 4 + [ <i>base</i> ]	[r10] * 4 + [ <i>base</i> ]		010		90	91	92	93	94	95	96	97
[rBX] * 4 + [ <i>base</i> ]	[r11] * 4 + [ <i>base</i> ]	10	011		98	99	9A	9B	9C	9D	9E	9F
[base]	[r12] * 4 + [ <i>base</i> ]	10	100		A0	A1	A2	A3	A4	A5	A6	A7
[rBP]*4+[ <i>base</i> ]	[r13] * 4 + [ <i>base</i> ]		101		A8	A9	AA	AB	AC	AD	AE	AF
[rSI]*4+[ <i>base</i> ]	[r14] * 4 + [ <i>base</i> ]		110		B0	B1	B2	B3	B4	B5	B6	B7
[rDI]*4+[base]	[r15] * 4 + [ <i>base</i> ]		111		B8	B9	BA	BB	BC	BD	BE	BF

Table A-37. Ac	ddressing	Modes: \$		yte Encoding
----------------	-----------	-----------	--	--------------

1. See Table A-36 on page 484 for complete specification of SIB base field.

				SIB <i>base</i> Field <sup>1</sup>									
Effective Address		SIB <i>scal</i> e Field	SIB <i>index</i> Field	REX.B = 0	rAX	rCX	rDX	rBX	rSP	note 1	rSI	rDI	
				REX.B = 1	r8	r9	r10	r11	r12	note 1	r14	r15	
					/0	/1	/2	/3	/4	/5	/6	/7	
REX.X = 0	REX.X = 1					С	ompl	ete Sl	B Byt	e (he	<b>(</b> )		
[rAX] * 8 + [base]	[r8] * 8 + [ <i>base</i> ]		000		C0	C1	C2	C3	C4	C5	C6	C7	
[rCX] * 8 + [ <i>base</i> ]	[r9] * 8 + [ <i>base</i> ]		001		C8	C9	CA	СВ	СС	CD	CE	CF	
[rDX] * 8 + [ <i>base</i> ]	[r10] * 8 + [ <i>base</i> ]		010		D0	D1	D2	D3	D4	D5	D6	D7	
[rBX] * 8 + [ <i>base</i> ]	[r11] * 8 + [ <i>base</i> ]	11	011		D8	D9	DA	DB	DC	DD	DE	DF	
[base]	[r12] * 8 + [ <i>base</i> ]		100		E0	E1	E2	E3	E4	E5	E6	E7	
[rBP] * 8 + [ <i>base</i> ]	[r13] * 8 + [ <i>base</i> ]		101		E8	E9	EA	EB	EC	ED	EE	EF	
[rSI] * 8 + [ <i>base</i> ]	[r14] * 8 + [ <i>base</i> ]		110		F0	F1	F2	F3	F4	F5	F6	F7	
[rDI] * 8 + [ <i>base</i> ]	[r15] * 8 + [ <i>base</i> ]		111		F8	F9	FA	FB	FC	FD	FE	FF	
Notes: 1. See Table A-36 on page 484 for complete specification of SIB base field.													

# Table A-37. Addressing Modes: SIB Byte Encoding (continued)

AMD64 Technology

# Appendix B General-Purpose Instructions in 64-Bit Mode

This appendix provides details of the general-purpose instructions in 64-bit mode and its differences from legacy and compatibility modes. The appendix covers only the general-purpose instructions (those described in *Chapter 3, "General-Purpose Instruction Reference"*). It does not cover the 128-bit media, 64-bit media, or x87 floating-point instructions because those instructions are not affected by 64-bit mode, other than in the access by such instructions to extended GPR and XMM registers when using a REX prefix.

# B.1 General Rules for 64-Bit Mode

In 64-bit mode, the following general rules apply to instructions and their operands:

- **"Promoted to 64 Bit"**: If an instruction's operand size (16-bit or 32-bit) in legacy and compatibility modes depends on the CS.D bit and the operand-size override prefix, then the operand-size choices in 64-bit mode are extended from 16-bit and 32-bit to include 64 bits (with a REX prefix), or the operand size is fixed at 64 bits. Such instructions are said to be "*Promoted to 64 bits*" in Table B-1. However, byte-operand opcodes of such instructions are not promoted.
- **Byte-Operand Opcodes Not Promoted**: As stated above in "Promoted to 64 Bit", byte-operand opcodes of promoted instructions are not promoted. Those opcodes continue to operate only on bytes.
- **Fixed Operand Size**: If an instruction's operand size is fixed in legacy mode (thus, independent of CS.D and prefix overrides), that operand size is usually fixed at the same size in 64-bit mode. For example, CPUID operates on 32-bit operands, irrespective of attempts to override the operand size.
- **Default Operand Size**: The default operand size for most instructions is 32 bits, and a REX prefix must be used to change the operand size to 64 bits. However, two groups of instructions default to 64-bit operand size and do not need a REX prefix: (1) near branches and (2) all instructions, except far branches, that implicitly reference the RSP. See Table B-5 on page 515 for a list of all instructions that default to 64-bit operand size.
- Zero-Extension of 32-Bit Results: Operations on 32-bit operands in 64-bit mode zero-extend the high 32 bits of 64-bit GPR destination registers.
- No Extension of 8-Bit and 16-Bit Results: Operations on 8-bit and 16-bit operands in 64-bit mode leave the high 56 or 48 bits, respectively, of 64-bit GPR destination registers unchanged.
- Shift and Rotate Counts: When the operand size is 64 bits, shifts and rotates use one additional bit (6 bits total) to specify shift-count or rotate-count, allowing 64-bit shifts and rotates.
- **Immediates**: The maximum size of immediate operands is 32 bits, except that 64-bit immediates can be MOVed into 64-bit GPRs. Immediates that are less than 64 bits are a maximum of 32 bits, and are sign-extended to 64 bits during use.

- **Displacements and Offsets**: The maximum size of an address displacement or offset is 32 bits. except that 64-bit offsets can be used by specific MOV opcodes that read or write AL or rAX. Displacements and offsets that are less than 64 bits are a maximum of 32 bits, and are signextended to 64 bits during use.
- Undefined High 32 Bits After Mode Change: The processor does not preserve the upper 32 bits of the 64-bit GPRs across switches from 64-bit mode to compatibility or legacy modes. In compatibility or legacy mode, the upper 32 bits of the GPRs are undefined and not accessible to software.

#### **B.2 Operation and Operand Size in 64-Bit Mode**

Table B-1 lists the integer instructions, showing operand size in 64-bit mode and the state of the high 32 bits of destination registers when 32-bit operands are used. Opcodes, such as byte-operand versions of several instructions, that do not appear in Table B-1 are covered by the general rules described in "General Rules for 64-Bit Mode" on page 487.

Instruction and Opcode (hex) <sup>1</sup>	Type of Operation2Default Operand Size3For 32-Bit 						
AAA - ASCII Adjust after Addition 37	INVALID IN 64-BIT MODE (invalid-opcode exception)						
AAD - ASCII Adjust AX before Division D5	INVALID IN 64-BIT MODE (invalid-opcode exception)						
AAM - ASCII Adjust AX after Multiply D4	INVALI	) in 64-bit MC	DE (invalid-opcode	e exception)			
AAS - ASCII Adjust AL after Subtraction 3F	INVALID IN 64-BIT MODE (invalid-opcode exception)						
Notes: 1. See "General Rules for 64-Bit Mode" o	n page 487, for c	pcodes that do n	ot appear in this table	e.			

### Table B-1. Operations and Operands in 64-Bit Mode

- 2. The type of operation, excluding considerations of operand size or extension of results. See "General Rules for 64-Bit Mode" on page 487 for definitions of "Promoted to 64 bits" and related topics.
- 3. If "Type of Operation" is 64 bits, a REX prefix is needed for 64-bit operand size, unless the instruction size defaults to 64 bits. If the operand size is fixed, operand-size overrides are silently ignored.
- 4. Special actions in 64-bit mode, in addition to legacy-mode actions. Zero or sign extensions apply only to result operands, not source operands. Unless otherwise stated, 8-bit and 16-bit results leave the high 56 or 48 bits, respectively, of 64-bit destination registers unchanged. Immediates and branch displacements are sign-extended to 64 bits.

5. Any pointer registers (rDI, rSI) or count registers (rCX) are address-sized and default to 64 bits. For 32-bit address size, any pointer and count registers are zero-extended to 64 bits.

Instruction and Opcode (hex) <sup>1</sup>	Type of Operation <sup>2</sup>	Default Operand Size <sup>3</sup>	For 32-Bit Operand Size <sup>4</sup>	For 64-Bit Operand Size <sup>4</sup>			
ADC—Add with Carry							
11			Zana autorida 00				
13	Promoted to	32 bits	Zero-extends 32- bit register				
15	64 bits.	02 510	results to 64 bits.				
81 /2							
83 /2							
ADD—Signed or Unsigned Add							
01							
03	Promoted to	32 bits	Zero-extends 32- bit register				
05	64 bits.	52 DIIS	results to 64 bits.				
81 /0							
83 /0							
AND—Logical AND							
21							
23	Promoted to	20 hite	Zero-extends 32-				
25	64 bits.	32 bits	bit register results to 64 bits.				
81 /4							
83 /4							
ARPL - Adjust Requestor Privilege Level	0.00						
63	OPCODE USED as MOVSXD in 64-BIT MODE						
BOUND - Check Array Against Bounds	INVALID IN 64-BIT MODE (invalid-opcode exception)						
62							
BSF—Bit Scan Forward	Promoted to		Zero-extends 32-				
0F BC	64 bits.	32 bits	bit register results to 64 bits.				
Notes:	·	•		•			

#### **Operations and Operands in 64-Bit Mode (continued)** Table B-1.

1. See "General Rules for 64-Bit Mode" on page 487, for opcodes that do not appear in this table.

2. The type of operation, excluding considerations of operand size or extension of results. See "General Rules for 64-Bit Mode" on page 487 for definitions of "Promoted to 64 bits" and related topics.

3. If "Type of Operation" is 64 bits, a REX prefix is needed for 64-bit operand size, unless the instruction size defaults to 64 bits. If the operand size is fixed, operand-size overrides are silently ignored.

4. Special actions in 64-bit mode, in addition to legacy-mode actions. Zero or sign extensions apply only to result operands, not source operands. Unless otherwise stated, 8-bit and 16-bit results leave the high 56 or 48 bits, respec-tively, of 64-bit destination registers unchanged. Immediates and branch displacements are sign-extended to 64 bits.

5. Any pointer registers (rDI, rSI) or count registers (rCX) are address-sized and default to 64 bits. For 32-bit address size, any pointer and count registers are zero-extended to 64 bits.

Table B-1.	<b>Operations and O</b>	perands in 64-Bit Mode	(continued)

Instruction and Opcode (hex) <sup>1</sup>	Type of Operation <sup>2</sup>	Default Operand Size <sup>3</sup>	For 32-Bit Operand Size <sup>4</sup>	For 64-Bit Operand Size <sup>4</sup>
BSR—Bit Scan Reverse 0F BD	Promoted to 64 bits.	32 bits	Zero-extends 32- bit register results to 64 bits.	
BSWAP—Byte Swap 0F C8 through 0F CF	Promoted to 64 bits.	32 bits	Zero-extends 32- bit register results to 64 bits.	Swap all 8 bytes of a 64-bit GPR.
BT—Bit Test 0F A3 0F BA /4	Promoted to 64 bits.	32 bits	No GPR register r	esults.
BTC—Bit Test and Complement 0F BB 0F BA /7	Promoted to 64 bits.	32 bits	Zero-extends 32- bit register results to 64 bits.	
BTR—Bit Test and Reset 0F B3 0F BA /6	Promoted to 64 bits.	32 bits	Zero-extends 32- bit register results to 64 bits.	
BTS—Bit Test and Set 0F AB 0F BA /5	Promoted to 64 bits.	32 bits	Zero-extends 32- bit register results to 64 bits.	
CALL—Procedure Call Near	See "Near Bra	nches in 64-Bi	t Mode" in Volume	1.
E8	Promoted to 64 bits.	64 bits	Can't encode. <sup>6</sup>	RIP = RIP + 32- bit displacement sign-extended to 64 bits.
FF /2	Promoted to 64 bits.	64 bits	Can't encode. <sup>6</sup>	RIP = 64-bit offset from register or memory.

Notes:

1. See "General Rules for 64-Bit Mode" on page 487, for opcodes that do not appear in this table.

2. The type of operation, excluding considerations of operand size or extension of results. See "General Rules for 64-Bit Mode" on page 487 for definitions of "Promoted to 64 bits" and related topics.

3. If "Type of Operation" is 64 bits, a REX prefix is needed for 64-bit operand size, unless the instruction size defaults to 64 bits. If the operand size is fixed, operand-size overrides are silently ignored.

4. Special actions in 64-bit mode, in addition to legacy-mode actions. Zero or sign extensions apply only to result operands, not source operands. Unless otherwise stated, 8-bit and 16-bit results leave the high 56 or 48 bits, respectively, of 64-bit destination registers unchanged. Immediates and branch displacements are sign-extended to 64 bits.

5. Any pointer registers (rDI, rSI) or count registers (rCX) are address-sized and default to 64 bits. For 32-bit address size, any pointer and count registers are zero-extended to 64 bits.

Table B-1.	Operations and Operands in 64-Bit Mode (continued)
------------	--

Instruction and Opcode (hex) <sup>1</sup>	Type of Operation <sup>2</sup>	Default Operand Size <sup>3</sup>	For 32-Bit Operand Size <sup>4</sup>	For 64-Bit Operand Size <sup>4</sup>
CALL—Procedure Call Far	See "Branches	s to 64-Bit Offse	ets" in Volume 1.	
9A	INVALI	D IN 64-BIT MC	DE (invalid-opcode	e exception)
FF /3	Promoted to 64 bits.	32 bits	If selector points to a gate, then RIP = 64-bit offset from gate, else RIP = zero-extended 32-bit offset from far pointer referenced in instruction.	
CBW, CWDE, CDQE—Convert Byte to Word, Convert Word to Doubleword, Convert Doubleword to Quadword 98	Promoted to 64 bits.	32 bits (size of desti- nation regis- ter)	CWDE: Converts word to doubleword. Zero-extends EAX to RAX.	CDQE (new mnemonic): Converts doubleword to quadword. RAX = sign- extended EAX.
CDQ	see CWD, CDQ, CQO			
CDQE (new mnemonic)		see CBV	V, CWDE, CDQE	
CDWE		see CBV	V, CWDE, CDQE	
CLC—Clear Carry Flag F8	Same as legacy mode.	Not relevant.	No GPR register r	esults.
CLD—Clear Direction Flag FC	Same as legacy mode.	Not relevant.	No GPR register results.	
CLFLUSH—Cache Line Invalidate 0F AE /7	Same as legacy mode.	Not relevant.	No GPR register results.	
CLGI—Clear Global Interrupt 0F 01 DD	Same as legacy mode	Not relevant	No GPR register results.	
CLI—Clear Interrupt Flag FA	Same as legacy mode.	Not relevant.	No GPR register r	esults.

Notes:

1. See "General Rules for 64-Bit Mode" on page 487, for opcodes that do not appear in this table.

2. The type of operation, excluding considerations of operand size or extension of results. See "General Rules for 64-Bit Mode" on page 487 for definitions of "Promoted to 64 bits" and related topics.

3. If "Type of Operation" is 64 bits, a REX prefix is needed for 64-bit operand size, unless the instruction size defaults to 64 bits. If the operand size is fixed, operand-size overrides are silently ignored.

4. Special actions in 64-bit mode, in addition to legacy-mode actions. Zero or sign extensions apply only to result operands, not source operands. Unless otherwise stated, 8-bit and 16-bit results leave the high 56 or 48 bits, respectively, of 64-bit destination registers unchanged. Immediates and branch displacements are sign-extended to 64 bits.

5. Any pointer registers (rDI, rSI) or count registers (rCX) are address-sized and default to 64 bits. For 32-bit address size, any pointer and count registers are zero-extended to 64 bits.

### Table B-1. Operations and Operands in 64-Bit Mode (continued)

Instruction and Opcode (hex) <sup>1</sup>	Type of Operation <sup>2</sup>	Default Operand Size <sup>3</sup>	For 32-Bit Operand Size <sup>4</sup>	For 64-Bit Operand Size <sup>4</sup>
CLTS—Clear Task-Switched Flag in CR0 0F 06	Same as legacy mode.	Not relevant.	No GPR register r	esults.
CMC—Complement Carry Flag F5	Same as legacy mode.	Not relevant.	No GPR register r	esults.
CMOV <i>cc</i> —Conditional Move 0F 40 through 0F 4F	Promoted to 64 bits.	32 bits	Zero-extends 32- bit register results to 64 bits. This occurs even if the condition is false.	
CMP—Compare				
39				
3B	Promoted to	32 bits	Zero-extends 32- bit register	
3D	64 bits.	52 0115	results to 64 bits.	
81 /7				
83 /7				
CMPS, CMPSW, CMPSD, CMPSQ— Compare Strings	Promoted to	32 bits	CMPSD: Compare String	CMPSQ (new mnemonic): Compare String
A7	64 bits.	02 013	Doublewords. See footnote <sup>5</sup>	Quadwords See footnote <sup>5</sup>
CMPXCHG—Compare and Exchange 0F B1	Promoted to 64 bits.	32 bits	Zero-extends 32- bit register results to 64 bits.	

Notes:

1. See "General Rules for 64-Bit Mode" on page 487, for opcodes that do not appear in this table.

2. The type of operation, excluding considerations of operand size or extension of results. See "General Rules for 64-Bit Mode" on page 487 for definitions of "Promoted to 64 bits" and related topics.

3. If "Type of Operation" is 64 bits, a REX prefix is needed for 64-bit operand size, unless the instruction size defaults to 64 bits. If the operand size is fixed, operand-size overrides are silently ignored.

4. Special actions in 64-bit mode, in addition to legacy-mode actions. Zero or sign extensions apply only to result operands, not source operands. Unless otherwise stated, 8-bit and 16-bit results leave the high 56 or 48 bits, respectively, of 64-bit destination registers unchanged. Immediates and branch displacements are sign-extended to 64 bits.

5. Any pointer registers (rDI, rSI) or count registers (rCX) are address-sized and default to 64 bits. For 32-bit address size, any pointer and count registers are zero-extended to 64 bits.

Table B-1.	Operations and Operands in 64-Bit Mode (continued)
------------	--

Instruction and Opcode (hex) <sup>1</sup>	Type of Operation <sup>2</sup>	Default Operand Size <sup>3</sup>	For 32-Bit Operand Size <sup>4</sup>	For 64-Bit Operand Size <sup>4</sup>
CMPXCHG8B—Compare and Exchange Eight Bytes 0F C7 /1	Same as legacy mode.	32 bits.	Zero-extends EDX and EAX to 64 bits.	CMPXCHG16B (new mne- monic): Com- pare and Exchange 16 Bytes.
CPUID—Processor Identification 0F A2	Same as legacy mode.	Operand size fixed at 32 bits.	Zero-extends 32-t to 64 bits.	oit register results
CQO (new mnemonic)	see CWD, CDQ, CQO			
<b>CWD, CDQ, CQO</b> —Convert Word to Doubleword, Convert Doubleword to Quadword, Convert Quadword to Double Quadword 99	Promoted to 64 bits.	32 bits (size of desti- nation regis- ter)	CDQ: Converts doubleword to quadword. Sign-extends EAX to EDX. Zero-extends EDX to RDX. RAX is unchanged.	CQO (new mnemonic): Converts quadword to double quadword. Sign-extends RAX to RDX. RAX is unchanged.
DAA - Decimal Adjust AL after Addition 27	INVALI	D IN 64-BIT MC	DDE (invalid-opcode	e exception)
DAS - Decimal Adjust AL after Subtraction 2F	INVALID IN 64-BIT MODE (invalid-opcode exception)			
Notes: 1. See "General Rules for 64-Bit Mode" o 2. The type of operation, excluding consid Bit Mode" on page 487 for definitions of 3. If "Type of Operation" is 64 bits, a REX to 64 bits. If the operand size is fixed, o	lerations of opera f "Promoted to 6 prefix is needed	and size or exten 4 bits" and relate for 64-bit operan	sion of results. See "C d topics. ad size, unless the ins	General Rules for 64-

4. Special actions in 64-bit mode, in addition to legacy-mode actions. Zero or sign extensions apply only to result operands, not source operands. Unless otherwise stated, 8-bit and 16-bit results leave the high 56 or 48 bits, respectively, of 64-bit destination registers unchanged. Immediates and branch displacements are sign-extended to 64 bits.

5. Any pointer registers (rDI, rSI) or count registers (rCX) are address-sized and default to 64 bits. For 32-bit address size, any pointer and count registers are zero-extended to 64 bits.

### Table B-1. Operations and Operands in 64-Bit Mode (continued)

Instruction and Opcode (hex) <sup>1</sup>	Type of Operation <sup>2</sup>	Default Operand Size <sup>3</sup>	For 32-Bit Operand Size <sup>4</sup>	For 64-Bit Operand Size <sup>4</sup>
DEC—Decrement by 1 FF /1	Promoted to 64 bits.	32 bits	Zero-extends 32- bit register results to 64 bits.	
48 through 4F	OPCC	DE USED as F	REX PREFIX in 64-	BIT MODE
<b>DIV</b> —Unsigned Divide F7 /6	Promoted to 64 bits.	32 bits	Zero-extends 32- bit register results to 64 bits.	RDX:RAX contain a 64-bit quotient (RAX) and 64-bit remainder (RDX).
ENTER—Create Procedure Stack Frame C8	Promoted to 64 bits.	64 bits	Can't encode <sup>6</sup>	
HLT—Halt F4	Same as legacy mode.	Not relevant.	No GPR register results.	
IDIV—Signed Divide F7 /7	Promoted to 64 bits.	32 bits	Zero-extends 32- bit register results to 64 bits.	RDX:RAX contain a 64-bit quotient (RAX) and 64-bit remainder (RDX).

Notes:

- 1. See "General Rules for 64-Bit Mode" on page 487, for opcodes that do not appear in this table.
- 2. The type of operation, excluding considerations of operand size or extension of results. See "General Rules for 64-Bit Mode" on page 487 for definitions of "Promoted to 64 bits" and related topics.
- 3. If "Type of Operation" is 64 bits, a REX prefix is needed for 64-bit operand size, unless the instruction size defaults to 64 bits. If the operand size is fixed, operand-size overrides are silently ignored.
- 4. Special actions in 64-bit mode, in addition to legacy-mode actions. Zero or sign extensions apply only to result operands, not source operands. Unless otherwise stated, 8-bit and 16-bit results leave the high 56 or 48 bits, respectively, of 64-bit destination registers unchanged. Immediates and branch displacements are sign-extended to 64 bits.

5. Any pointer registers (rDI, rSI) or count registers (rCX) are address-sized and default to 64 bits. For 32-bit address size, any pointer and count registers are zero-extended to 64 bits.

Instruction and Opcode (hex) <sup>1</sup>	Type of Operation <sup>2</sup>	Default Operand Size <sup>3</sup>	For 32-Bit Operand Size <sup>4</sup>	For 64-Bit Operand Size <sup>4</sup>			
IMUL - Signed Multiply F7 /5				RDX:RAX = RAX * reg/mem64 (i.e., 128-bit result)			
OF AF	Promoted to	32 bits	Zero-extends 32- bit register	reg64 = reg64 * reg/mem64			
69	64 bits.	64 bits.	64 bits.	64 bits.	52 DIIS	results to 64 bits.	reg64 = reg/mem64 * imm32
6B				reg64 = reg/mem64 * imm8			
IN—Input From Port			Zero-extends 32-bit register result				
E5	Same as legacy mode.	32 bits					
ED	leguey mode.						
INC—Increment by 1	Promoted to		Zero-extends 32-				
FF /0	64 bits.	32 bits	bit register results to 64 bits.				
40 through 47	OPCO	DE USED as F	REX PREFIX in 64-	BIT MODE			
INS, INSW, INSD—Input String	Same as legacy mode.	32 bits	INSD: Input String No GPR register r				
	legeley meder		See footnote <sup>5</sup>				
INT n—Interrupt to Vector							
CD	Promoted to	Not relevant.	See "Long-Mode I				
INT3—Interrupt to Debug Vector	64 bits.	Transfers" in Volume 2.		me 2.			
CC							
INTO - Interrupt to Overflow Vector CE	INVALID IN 64-BIT MODE (invalid-opcode exception)			e exception)			

## Table B-1. Operations and Operands in 64-Bit Mode (continued)

Notes:

1. See "General Rules for 64-Bit Mode" on page 487, for opcodes that do not appear in this table.

2. The type of operation, excluding considerations of operand size or extension of results. See "General Rules for 64-Bit Mode" on page 487 for definitions of "Promoted to 64 bits" and related topics.

3. If "Type of Operation" is 64 bits, a REX prefix is needed for 64-bit operand size, unless the instruction size defaults to 64 bits. If the operand size is fixed, operand-size overrides are silently ignored.

4. Special actions in 64-bit mode, in addition to legacy-mode actions. Zero or sign extensions apply only to result operands, not source operands. Unless otherwise stated, 8-bit and 16-bit results leave the high 56 or 48 bits, respectively, of 64-bit destination registers unchanged. Immediates and branch displacements are sign-extended to 64 bits.

5. Any pointer registers (rDI, rSI) or count registers (rCX) are address-sized and default to 64 bits. For 32-bit address size, any pointer and count registers are zero-extended to 64 bits.

### Table B-1. Operations and Operands in 64-Bit Mode (continued)

Instruction and Opcode (hex) <sup>1</sup>	Type of Operation <sup>2</sup>	Default Operand Size <sup>3</sup>	For 32-Bit Operand Size <sup>4</sup>	For 64-Bit Operand Size <sup>4</sup>
INVD—Invalidate Internal Caches 0F 08	Same as legacy mode.	Not relevant.	No GPR register r	esults.
INVLPG—Invalidate TLB Entry 0F 01 /7	Promoted to 64 bits.	Not relevant.	No GPR register r	esults.
INVLPGA—Invalidate TLB Entry in a Specified ASID	Same as legacy mode.	Not relevant.	No GPR register r	esults.
IRET, IRETD, IRETQ—Interrupt Return CF	Promoted to 64 bits.	32 bits	IRETD: Interrupt Return Doubleword. See "Long-Mode Interrupt Control Transfers" in Volume 2.	IRETQ (new mnemonic): Interrupt Return Quadword. See "Long-Mode Interrupt Control Transfers" in Volume 2.
Jcc—Jump Conditional	See "Near Bra	inches in 64-Bit	t Mode" in Volume	1.
70 through 7F	Promoted to	64 bits	Can't encode. <sup>6</sup>	RIP = RIP + 8-bit displacement sign-extended to 64 bits.
0F 80 through 0F 8F	64 bits.		Can tencoue.	RIP = RIP + 32- bit displacement sign-extended to 64 bits.
JCXZ, JECXZ, JRCXZ—Jump on CX/ECX/RCX Zero E3	Promoted to 64 bits.	64 bits	Can't encode. <sup>6</sup>	RIP = RIP + 8-bit displacement sign-extended to 64 bits. See footnote <sup>5</sup>

Notes:

1. See "General Rules for 64-Bit Mode" on page 487, for opcodes that do not appear in this table.

2. The type of operation, excluding considerations of operand size or extension of results. See "General Rules for 64-Bit Mode" on page 487 for definitions of "Promoted to 64 bits" and related topics.

3. If "Type of Operation" is 64 bits, a REX prefix is needed for 64-bit operand size, unless the instruction size defaults to 64 bits. If the operand size is fixed, operand-size overrides are silently ignored.

4. Special actions in 64-bit mode, in addition to legacy-mode actions. Zero or sign extensions apply only to result operands, not source operands. Unless otherwise stated, 8-bit and 16-bit results leave the high 56 or 48 bits, respectively, of 64-bit destination registers unchanged. Immediates and branch displacements are sign-extended to 64 bits.

5. Any pointer registers (rDI, rSI) or count registers (rCX) are address-sized and default to 64 bits. For 32-bit address size, any pointer and count registers are zero-extended to 64 bits.

Instruction and Opcode (hex) <sup>1</sup>	Type of Operation <sup>2</sup>	Default Operand Size <sup>3</sup>	For 32-Bit Operand Size <sup>4</sup>	For 64-Bit Operand Size <sup>4</sup>	
JMP—Jump Near	See "Near Bra	nches in 64-Bi	t Mode" in Volume	1.	
EB				RIP = RIP + 8-bit displacement sign-extended to 64 bits.	
E9	Promoted to 64 bits.	64 bits	Can't encode. <sup>6</sup>	RIP = RIP + 32- bit displacement sign-extended to 64 bits.	
FF /4				RIP = 64-bit offset from register or memory.	
JMP—Jump Far	See "Branche	See "Branches to 64-Bit Offsets" in Volume 1.			
EA	INVALI	D IN 64-BIT MO	DDE (invalid-opcod	e exception)	
FF /5	Promoted to 64 bits.	32 bits	If selector points t RIP = 64-bit offset RIP = zero-extend from far pointer re instruction.	t from gate, else led 32-bit offset	
LAHF - Load Status Flags into AH Register 9F	Same as leg- acy mode.	Not relevant.			
LAR—Load Access Rights Byte 0F 02	Same as legacy mode.	32 bits	Zero-extends 32- bit register results to 64 bits.		
LDS - Load DS Far Pointer		INVALID IN 64-BIT MODE (invalid-opcode exception)			

### Table B-1. Operations and Operands in 64-Bit Mode (continued)

1. See "General Rules for 64-Bit Mode" on page 487, for opcodes that do not appear in this table.

2. The type of operation, excluding considerations of operand size or extension of results. See "General Rules for 64-Bit Mode" on page 487 for definitions of "Promoted to 64 bits" and related topics.

3. If "Type of Operation" is 64 bits, a REX prefix is needed for 64-bit operand size, unless the instruction size defaults to 64 bits. If the operand size is fixed, operand-size overrides are silently ignored.

4. Special actions in 64-bit mode, in addition to legacy-mode actions. Zero or sign extensions apply only to result operands, not source operands. Unless otherwise stated, 8-bit and 16-bit results leave the high 56 or 48 bits, respectively, of 64-bit destination registers unchanged. Immediates and branch displacements are sign-extended to 64 bits.

5. Any pointer registers (rDI, rSI) or count registers (rCX) are address-sized and default to 64 bits. For 32-bit address size, any pointer and count registers are zero-extended to 64 bits.

### Table B-1. Operations and Operands in 64-Bit Mode (continued)

Instruction and Opcode (hex) <sup>1</sup>	Type of Operation <sup>2</sup>	Default Operand Size <sup>3</sup>	For 32-Bit Operand Size <sup>4</sup>	For 64-Bit Operand Size <sup>4</sup>
LEA—Load Effective Address 8D	Promoted to 64 bits.	32 bits	Zero-extends 32- bit register results to 64 bits.	
LEAVE—Delete Procedure Stack Frame C9	Promoted to 64 bits.	64 bits	Can't encode <sup>6</sup>	
LES - Load ES Far Pointer C4	INVALI	D IN 64-BIT MC	DDE (invalid-opcode	e exception)
LFENCE—Load Fence 0F AE /5	Same as legacy mode.	Not relevant.	No GPR register r	esults.
LFS—Load FS Far Pointer 0F B4	Same as legacy mode.	32 bits	Zero-extends 32-bit register results to 64 bits.	
LGDT—Load Global Descriptor Table Register 0F 01 /2	Promoted to 64 bits.	Operand size fixed at 64 bits.	No GPR register results. Loads 8-byte base and 2-byte limit.	
LGS—Load GS Far Pointer 0F B5	Same as legacy mode.	32 bits	Zero-extends 32-bit register results to 64 bits.	
LIDT—Load Interrupt Descriptor Table Register 0F 01 /3	Promoted to 64 bits.	Operand size fixed at 64 bits.	No GPR register results. Loads 8-byte base and 2-byte limit.	
LLDT—Load Local Descriptor Table Register 0F 00 /2	Promoted to 64 bits.	Operand size fixed at 16 bits.	No GPR register results. References 16-byte descriptor to load 64-bit base.	
LMSW—Load Machine Status Word 0F 01 /6	Same as legacy mode.	Operand size fixed at 16 bits.	No GPR register r	esults.

Notes:

1. See "General Rules for 64-Bit Mode" on page 487, for opcodes that do not appear in this table.

2. The type of operation, excluding considerations of operand size or extension of results. See "General Rules for 64-Bit Mode" on page 487 for definitions of "Promoted to 64 bits" and related topics.

3. If "Type of Operation" is 64 bits, a REX prefix is needed for 64-bit operand size, unless the instruction size defaults to 64 bits. If the operand size is fixed, operand-size overrides are silently ignored.

4. Special actions in 64-bit mode, in addition to legacy-mode actions. Zero or sign extensions apply only to result operands, not source operands. Unless otherwise stated, 8-bit and 16-bit results leave the high 56 or 48 bits, respectively, of 64-bit destination registers unchanged. Immediates and branch displacements are sign-extended to 64 bits.

5. Any pointer registers (rDI, rSI) or count registers (rCX) are address-sized and default to 64 bits. For 32-bit address size, any pointer and count registers are zero-extended to 64 bits.

Instruction and Opcode (hex) <sup>1</sup>	Type of Operation <sup>2</sup>	Default Operand Size <sup>3</sup>	For 32-Bit Operand Size <sup>4</sup>	For 64-Bit Operand Size <sup>4</sup>
LODS, LODSW, LODSD, LODSQ— Load String			LODSD: Load String Doublewords.	LODSQ (new mnemonic): Load
AD	Promoted to 64 bits.	32 bits	Zero-extends 32- bit register results to 64 bits.	String Quadwords. See footnote <sup>5</sup>

### Table B-1. Operations and Operands in 64-Bit Mode (continued)

AD	04 013.		bit register results to 64 bits. See footnote <sup>5</sup>	Quadwords. See footnote <sup>5</sup>
LOOP—Loop E2 LOOPZ, LOOPE—Loop if Zero/Equal E1 LOOPNZ, LOOPNE—Loop if Not Zero/Equal E0	Promoted to 64 bits.	64 bits	Can't encode. <sup>6</sup>	RIP = RIP + 8-bit displacement sign-extended to 64 bits. See footnote <sup>5</sup>
LSL—Load Segment Limit 0F 03	Same as legacy mode.	32 bits	Zero-extends 32-b to 64 bits.	it register results
LSS —Load SS Segment Register 0F B2	Same as legacy mode.	32 bits	Zero-extends 32-bit register results to 64 bits.	
LTR—Load Task Register 0F 00 /3	Promoted to 64 bits.	Operand size fixed at 16 bits.	No GPR register results. References 16-byte descriptor to load 64-bit base.	
LZCNT—Count Leading Zeros F3 0F BD	Promoted to 64 bits.	32 bits	Zero-extends 32-bit register results to 64 bits.	
MFENCE—Memory Fence 0F AE /6	Same as legacy mode.	Not relevant.	No GPR register r	esults.
MONITOR—Setup Monitor Address 0F 01 C8	Same as legacy mode.	Operand size fixed at 32 bits.	No GPR register r	esults.

Notes:

1. See "General Rules for 64-Bit Mode" on page 487, for opcodes that do not appear in this table.

2. The type of operation, excluding considerations of operand size or extension of results. See "General Rules for 64-Bit Mode" on page 487 for definitions of "Promoted to 64 bits" and related topics.

3. If "Type of Operation" is 64 bits, a REX prefix is needed for 64-bit operand size, unless the instruction size defaults to 64 bits. If the operand size is fixed, operand-size overrides are silently ignored.

4. Special actions in 64-bit mode, in addition to legacy-mode actions. Zero or sign extensions apply only to result operands, not source operands. Unless otherwise stated, 8-bit and 16-bit results leave the high 56 or 48 bits, respectively, of 64-bit destination registers unchanged. Immediates and branch displacements are sign-extended to 64 bits.

5. Any pointer registers (rDI, rSI) or count registers (rCX) are address-sized and default to 64 bits. For 32-bit address size, any pointer and count registers are zero-extended to 64 bits.

Type of Operation <sup>2</sup>	Default Operand Size <sup>3</sup>	For 32-Bit Operand Size <sup>4</sup>	For 64-Bit Operand Size <sup>4</sup>	
Promoted to 64 bits.		Zero-extends 32- bit register results to 64 bits.		
			32-bit immediate is sign-extended to 64 bits.	
	ed to 32 bits		64-bit immediate.	
		Zero-extends 32- bit register results to 64 bits. Memory offsets are address- sized and default to 64 bits.	Memory offsets are address- sized and default to 64 bits.	
				Same as
legacy mode.	Operand size fixed at 16 bits.	No GPR register r	o GPR register results.	
Promoted to	Operand size fixed at 64 bits.	The high 32 bits of control registers differ in their writability and reserved status. See "System Resources" in Volume 2 for details.		
64 bits.				
Promoted to Operand size differ in their writability and res			bility and reserved	
04 0115.	bits.	Performance Resources" in Volume 2 for details.		
	Operation <sup>2</sup> Promoted to 64 bits. Same as legacy mode. Promoted to 64 bits.	lype of Operation2Operand Size3Promoted to 64 bits.32 bitsSame as legacy mode.32 bitsSame as legacy mode.Operand size fixed at 16 bits.Promoted to 64 bits.Operand size fixed at 64 bits.Promoted to 64 bits.Operand size fixed at 64 bits.	Type of Operation2Operand Size3For 32-Bit Operand Size4Promoted to 64 bits.32 bitsZero-extends 32- bit register results to 64 bits.Promoted to 64 bits.32 bitsZero-extends 32- bit register results to 64 bits.Same as legacy mode.32 bitsZero-extends 32- bit register results to 64 bits.Promoted to 64 bits.32 bitsZero-extends 32- bit register results to 64 bits.Promoted to 64 bits.Operand size fixed at 16 bits.Zero-extends 32- bit register results to 64 bits.Promoted to 64 bits.Operand size fixed at 64 bits.No GPR register results to 64 bits.Promoted to 64 bits.Operand size fixed at 64 bits.The high 32 bits o differ in their writal status. See "Syste Volume 2 for detaiPromoted to 64 bits.Operand size fixed at 64 bits.The high 32 bits o differ in their writal status. See "Debu Performance Rese	

#### Table B-1. Operations and Operands in 64-Bit Mode (continued)

Notes:

1. See "General Rules for 64-Bit Mode" on page 487, for opcodes that do not appear in this table.

2. The type of operation, excluding considerations of operand size or extension of results. See "General Rules for 64-Bit Mode" on page 487 for definitions of "Promoted to 64 bits" and related topics.

3. If "Type of Operation" is 64 bits, a REX prefix is needed for 64-bit operand size, unless the instruction size defaults to 64 bits. If the operand size is fixed, operand-size overrides are silently ignored.

4. Special actions in 64-bit mode, in addition to legacy-mode actions. Zero or sign extensions apply only to result operands, not source operands. Unless otherwise stated, 8-bit and 16-bit results leave the high 56 or 48 bits, respectively, of 64-bit destination registers unchanged. Immediates and branch displacements are sign-extended to 64 bits.

5. Any pointer registers (rDI, rSI) or count registers (rCX) are address-sized and default to 64 bits. For 32-bit address size, any pointer and count registers are zero-extended to 64 bits.

Table B-1.	Operations and Operands in 64-Bit Mode (continued)
------------	--

Instruction and Opcode (hex) <sup>1</sup>	Type of Operation <sup>2</sup>	Default Operand Size <sup>3</sup>	For 32-Bit Operand Size <sup>4</sup>	For 64-Bit Operand Size <sup>4</sup>
MOVD—Move Doubleword or Quadword 0F 6E 0F 7E	Promoted to 64 bits.	ed to 32 bits	Zero-extends 32- bit register results to 64 bits.	
66 0F 6E 66 0F 7E			Zero-extends 32- bit register results to 128 bits.	Zero-extends 64- bit register results to 128 bits.
MOVNTI—Move Non-Temporal Doubleword 0F C3	Promoted to 64 bits.	32 bits	No GPR register results.	
MOVS, MOVSW, MOVSD, MOVSQ— Move String A5	Promoted to 64 bits.	32 bits	MOVSD: Move String Doublewords. See footnote <sup>5</sup>	MOVSQ (new mnemonic): Move String Quadwords. See footnote <sup>5</sup>
MOVSX—Move with Sign-Extend				
0F BE	Promoted to 64 bits.	32 bits	Zero-extends 32- bit register results to 64 bits.	Sign-extends byte to quadword.
0F BF				Sign-extends word to quadword.

Notes:

- 1. See "General Rules for 64-Bit Mode" on page 487, for opcodes that do not appear in this table.
- 2. The type of operation, excluding considerations of operand size or extension of results. See "General Rules for 64-Bit Mode" on page 487 for definitions of "Promoted to 64 bits" and related topics.

3. If "Type of Operation" is 64 bits, a REX prefix is needed for 64-bit operand size, unless the instruction size defaults to 64 bits. If the operand size is fixed, operand-size overrides are silently ignored.

4. Special actions in 64-bit mode, in addition to legacy-mode actions. Zero or sign extensions apply only to result operands, not source operands. Unless otherwise stated, 8-bit and 16-bit results leave the high 56 or 48 bits, respectively, of 64-bit destination registers unchanged. Immediates and branch displacements are sign-extended to 64 bits.

5. Any pointer registers (rDI, rSI) or count registers (rCX) are address-sized and default to 64 bits. For 32-bit address size, any pointer and count registers are zero-extended to 64 bits.

Table B-1. Operations and Operands in 64-Bit Mode (continue
---

Instruction and Opcode (hex) <sup>1</sup>	Type of Operation <sup>2</sup>	Default Operand Size <sup>3</sup>	For 32-Bit Operand Size <sup>4</sup>	For 64-Bit Operand Size <sup>4</sup>
MOVSXD—Move with Sign-Extend Doubleword 63	New instruction, available only in 64-bit mode. (In other modes, this opcode is ARPL instruction.)	32 bits	Zero-extends 32- bit register results to 64 bits.	Sign-extends doubleword to quadword.
MOVZX—Move with Zero-Extend 0F B6	Promoted to	32 bits	Zero-extends 32- bit register results to 64 bits.	Zero-extends byte to quadword.
0F B7	64 bits. 32 bits	52 0115		Zero-extends word to quadword.
MUL—Multiply Unsigned	Promoted to 64 bits.	32 bits	Zero-extends 32- bit register results to 64 bits.	RDX:RAX=RAX* quadword in register or memory.
<b>MWAIT</b> —Monitor Wait 0F 01 C9	Same as legacy mode.	Operand size fixed at 32 bits.	No GPR register results.	
NEG—Negate Two's Complement F7 /3	Promoted to 64 bits.	32 bits	Zero-extends 32- bit register results to 64 bits.	
NOP—No Operation 90	Same as legacy mode.	Not relevant.	No GPR register results.	
NOT—Negate One's Complement F7 /2	Promoted to 64 bits.	32 bits	Zero-extends 32- bit register results to 64 bits.	

Notes:

1. See "General Rules for 64-Bit Mode" on page 487, for opcodes that do not appear in this table.

2. The type of operation, excluding considerations of operand size or extension of results. See "General Rules for 64-Bit Mode" on page 487 for definitions of "Promoted to 64 bits" and related topics.

3. If "Type of Operation" is 64 bits, a REX prefix is needed for 64-bit operand size, unless the instruction size defaults to 64 bits. If the operand size is fixed, operand-size overrides are silently ignored.

4. Special actions in 64-bit mode, in addition to legacy-mode actions. Zero or sign extensions apply only to result operands, not source operands. Unless otherwise stated, 8-bit and 16-bit results leave the high 56 or 48 bits, respectively, of 64-bit destination registers unchanged. Immediates and branch displacements are sign-extended to 64 bits.

5. Any pointer registers (rDI, rSI) or count registers (rCX) are address-sized and default to 64 bits. For 32-bit address size, any pointer and count registers are zero-extended to 64 bits.

Instruction and Opcode (hex) <sup>1</sup>	Type of Operation <sup>2</sup>	Default Operand Size <sup>3</sup>	For 32-Bit Operand Size <sup>4</sup>	For 64-Bit Operand Size <sup>4</sup>
<b>OR</b> —Logical OR				
09				
0B	Promoted to	32 bits	Zero-extends 32-	
0D	64 bits.	32 DIIS	bit register results to 64 bits.	
81 /1				
83 /1				
OUT—Output to Port				I
E7	Same as legacy mode.	32 bits	No GPR register r	esults.
EF	legacy mode.			
OUTS, OUTSW, OUTSD-Output String	0		Writes doubleword to I/O port. No GPR register results. See footnote <sup>5</sup>	
6F	Same as legacy mode.	32 bits		
PAUSE—Pause	Same as	Not rolevent		
F3 90	legacy mode.	Not relevant.	No GPR register r	esuits.
POP—Pop Stack				nde <sup>6</sup> No GPR register results.
8F /0	Promoted to 64 bits.	64 bits	Cannot encode <sup>6</sup>	
58 through 5F	04 510.			
<b>POP</b> —Pop (segment register from) Stack	Same as	64 bits		No GPR register
0F A1 (POP FS)	legacy mode.	64 DIIS	Cannot encode <sup>6</sup>	results.
0F A9 (POP GS)				
1F (POP DS)		•		• •
07 (POP ES)	INVALID IN 64-BIT MODE (invalid-opcode exception)			e exception)
17 (POP SS)				
Notes:				

## Table B-1. Operations and Operands in 64-Bit Mode (continued)

Notes:

1. See "General Rules for 64-Bit Mode" on page 487, for opcodes that do not appear in this table.

2. The type of operation, excluding considerations of operand size or extension of results. See "General Rules for 64-Bit Mode" on page 487 for definitions of "Promoted to 64 bits" and related topics.

3. If "Type of Operation" is 64 bits, a REX prefix is needed for 64-bit operand size, unless the instruction size defaults to 64 bits. If the operand size is fixed, operand-size overrides are silently ignored.

4. Special actions in 64-bit mode, in addition to legacy-mode actions. Zero or sign extensions apply only to result operands, not source operands. Unless otherwise stated, 8-bit and 16-bit results leave the high 56 or 48 bits, respectively, of 64-bit destination registers unchanged. Immediates and branch displacements are sign-extended to 64 bits.

5. Any pointer registers (rDI, rSI) or count registers (rCX) are address-sized and default to 64 bits. For 32-bit address size, any pointer and count registers are zero-extended to 64 bits.

#### Table B-1. Operations and Operands in 64-Bit Mode (continued)

Instruction and Opcode (hex) <sup>1</sup>	Type of Operation <sup>2</sup>	Default Operand Size <sup>3</sup>	For 32-Bit Operand Size <sup>4</sup>	For 64-Bit Operand Size <sup>4</sup>
POPA, POPAD—Pop All to GPR Words or Doublewords 61	INVALIE	D IN 64-BIT MC	DE (invalid-opcode	e exception)
POPCNT—Bit Population Count F3 0F B8	Promoted to 64 bits.	32 bits	Zero-extends 32-t to 64 bits.	bit register results
POPF, POPFD, POPFQ—Pop to rFLAGS Word, Doublword, or Quadword 9D	Promoted to 64 bits.	64 bits	Cannot encode <sup>6</sup>	POPFQ (new mnemonic): Pops 64 bits off stack, writes low 32 bits into EFLAGS and zero-extends the high 32 bits of RFLAGS.
PREFETCH—Prefetch L1 Data-Cache Line 0F 0D /0	Same as legacy mode.	Not relevant.	No GPR register results.	
PREFETCH <i>level</i> —Prefetch Data to Cache Level <i>level</i> 0F 18 /0-3	Same as legacy mode.	Not relevant.	No GPR register results.	
PREFETCHW—Prefetch L1 Data-Cache Line for Write 0F 0D /1	Same as legacy mode.	Not relevant.	No GPR register results.	
PUSH—Push onto Stack FF /6 50 through 57 6A 68	Promoted to 64 bits.	64 bits	Cannot encode <sup>6</sup>	

Notes:

1. See "General Rules for 64-Bit Mode" on page 487, for opcodes that do not appear in this table.

2. The type of operation, excluding considerations of operand size or extension of results. See "General Rules for 64-Bit Mode" on page 487 for definitions of "Promoted to 64 bits" and related topics.

3. If "Type of Operation" is 64 bits, a REX prefix is needed for 64-bit operand size, unless the instruction size defaults to 64 bits. If the operand size is fixed, operand-size overrides are silently ignored.

4. Special actions in 64-bit mode, in addition to legacy-mode actions. Zero or sign extensions apply only to result operands, not source operands. Unless otherwise stated, 8-bit and 16-bit results leave the high 56 or 48 bits, respectively, of 64-bit destination registers unchanged. Immediates and branch displacements are sign-extended to 64 bits.

5. Any pointer registers (rDI, rSI) or count registers (rCX) are address-sized and default to 64 bits. For 32-bit address size, any pointer and count registers are zero-extended to 64 bits.

Table B-1.	Operations and Operands in 64-Bit Mode (continued)
------------	--

Instruction and Opcode (hex) <sup>1</sup>	Type of Operation <sup>2</sup>	Default Operand Size <sup>3</sup>	For 32-Bit Operand Size <sup>4</sup>	For 64-Bit Operand Size <sup>4</sup>
PUSH—Push (segment register) onto Stack 0F A0 (PUSH FS) 0F A8 (PUSH GS)	Promoted to 64 bits.	64 bits	Cannot encode <sup>6</sup>	
0E (PUSH CS) 1E (PUSH DS) 06 (PUSH ES) 16 (PUSH SS)	INVALID IN 64-BIT MODE (invalid-opcode exception)			e exception)
<b>PUSHA, PUSHAD</b> - Push All to GPR Words or Doublewords 60	INVALID IN 64-BIT MODE (invalid-opcode exception)			e exception)
PUSHF, PUSHFD, PUSHFQ—Push rFLAGS Word, Doubleword, or Quadword onto Stack 9C	Promoted to 64 bits.	64 bits	Cannot encode <sup>6</sup>	PUSHFQ (new mnemonic): Pushes the 64-bit RFLAGS register.
RCL—Rotate Through Carry Left D1 /2 D3 /2 C1 /2	Promoted to 64 bits.	32 bits	Zero-extends 32- bit register results to 64 bits.	Uses 6-bit count.
RCR—Rotate Through Carry Right D1 /3 D3 /3 C1 /3	Promoted to 64 bits.	32 bits	Zero-extends 32- bit register results to 64 bits.	Uses 6-bit count.
RDMSR—Read Model-Specific Register 0F 32	Same as legacy mode.	Not relevant.	RDX[31:0] contair RAX[31:0] contain Zero-extends 32-b to 64 bits.	s MSR[31:0].

1. See "General Rules for 64-Bit Mode" on page 487, for opcodes that do not appear in this table.

2. The type of operation, excluding considerations of operand size or extension of results. See "General Rules for 64-Bit Mode" on page 487 for definitions of "Promoted to 64 bits" and related topics.

3. If "Type of Operation" is 64 bits, a REX prefix is needed for 64-bit operand size, unless the instruction size defaults to 64 bits. If the operand size is fixed, operand-size overrides are silently ignored.

4. Special actions in 64-bit mode, in addition to legacy-mode actions. Zero or sign extensions apply only to result operands, not source operands. Unless otherwise stated, 8-bit and 16-bit results leave the high 56 or 48 bits, respectively, of 64-bit destination registers unchanged. Immediates and branch displacements are sign-extended to 64 bits.

5. Any pointer registers (rDI, rSI) or count registers (rCX) are address-sized and default to 64 bits. For 32-bit address size, any pointer and count registers are zero-extended to 64 bits.

#### Table B-1. Operations and Operands in 64-Bit Mode (continued)

Instruction and Opcode (hex) <sup>1</sup>	Type of Operation <sup>2</sup>	Default Operand Size <sup>3</sup>	For 32-Bit Operand Size <sup>4</sup>	For 64-Bit Operand Size <sup>4</sup>
<b>RDPMC</b> —Read Performance- Monitoring Counters 0F 33	Same as legacy mode.	Not relevant.	RDX[31:0] contains PMC[63:32], RAX[31:0] contains PMC[31:0]. Zero-extends 32-bit register results to 64 bits.	
<b>RDTSC</b> —Read Time-Stamp Counter 0F 31	Same as legacy mode.	Not relevant.	RDX[31:0] contains TSC[63:32], RAX[31:0] contains TSC[31:0]. Zero-extends 32-bit register results to 64 bits.	
<b>RDTSCP</b> —Read Time-Stamp Counter and Processor ID 0F 01 F9	Same as legacy mode.	Not relevant.	RDX[31:0] contains TSC[63:32], RAX[31:0] contains TSC[31:0]. RCX[31:0] contains the TSC_AUX MSR C000_0103h[31:0]. Zero- extends 32-bit register results to 64 bits.	
REP INS—Repeat Input String F3 6D	Same as legacy mode.	32 bits	Reads doubleword I/O port. See footnote <sup>5</sup>	
REP LODS—Repeat Load String F3 AD	Promoted to 64 bits.	32 bits	Zero-extends EAX to 64 bits. See footnote <sup>5</sup>	See footnote <sup>5</sup>
REP MOVS—Repeat Move String F3 A5	Promoted to 64 bits.	32 bits	No GPR register respectively. See footnote <sup>5</sup>	esults.
REP OUTS—Repeat Output String to Port F3 6F	Same as legacy mode.	32 bits	Writes doubleword to I/O port. No GPR register results. See footnote <sup>5</sup>	
REP STOS—Repeat Store String F3 AB	Promoted to 64 bits.	32 bits	No GPR register results. See footnote <sup>5</sup>	
REPx CMPS — Repeat Compare String F3 A7	Promoted to 64 bits.	32 bits	No GPR register r See footnote <sup>5</sup>	esults.

Notes:

1. See "General Rules for 64-Bit Mode" on page 487, for opcodes that do not appear in this table.

2. The type of operation, excluding considerations of operand size or extension of results. See "General Rules for 64-Bit Mode" on page 487 for definitions of "Promoted to 64 bits" and related topics.

3. If "Type of Operation" is 64 bits, a REX prefix is needed for 64-bit operand size, unless the instruction size defaults to 64 bits. If the operand size is fixed, operand-size overrides are silently ignored.

4. Special actions in 64-bit mode, in addition to legacy-mode actions. Zero or sign extensions apply only to result operands, not source operands. Unless otherwise stated, 8-bit and 16-bit results leave the high 56 or 48 bits, respectively, of 64-bit destination registers unchanged. Immediates and branch displacements are sign-extended to 64 bits.

5. Any pointer registers (rDI, rSI) or count registers (rCX) are address-sized and default to 64 bits. For 32-bit address size, any pointer and count registers are zero-extended to 64 bits.

Table B-1.	Operations and Op	perands in 64-Bit Mode	(continued)
------------	-------------------	------------------------	-------------

Instruction and Opcode (hex) <sup>1</sup>	Type of Operation <sup>2</sup>	Default Operand Size <sup>3</sup>	For 32-Bit Operand Size <sup>4</sup>	For 64-Bit Operand Size <sup>4</sup>
REPx SCAS — Repeat Scan String F3 AF	Promoted to 64 bits.	32 bits	No GPR register r See footnote <sup>5</sup>	esults.
RET—Return from Call Near	See "Near Bra	Inches in 64-Bi	t Mode" in Volume	1.
C2 C3	Promoted to 64 bits.	64 bits	Cannot encode. <sup>6</sup>	No GPR register results.
RET—Return from Call Far CB CA	Promoted to 64 bits.	32 bits	See "Control Trans and "Control-Trans Checks" in Volume	sfer Privilege
ROL—Rotate Left D1 /0 D3 /0 C1 /0	Promoted to 64 bits.	32 bits	Zero-extends 32- bit register results to 64 bits.	Uses 6-bit count.
ROR—Rotate Right D1 /1 D3 /1 C1 /1	Promoted to 64 bits.	32 bits	Zero-extends 32- bit register results to 64 bits.	Uses 6-bit count.
<b>RSM</b> —Resume from System Management Mode 0F AA	New SMM state-save area.	Not relevant.	See "System-Management Mode" in Volume 2.	
SAHF—Store AH into Flags 9E	Same as leg- acy mode.	Not relevant.	No GPR register results.	
SAL—Shift Arithmetic Left D1 /4 D3 /4 C1 /4	Promoted to 64 bits.	32 bits	Zero-extends 32- bit register results to 64 bits.	Uses 6-bit count.

1. See "General Rules for 64-Bit Mode" on page 487, for opcodes that do not appear in this table.

2. The type of operation, excluding considerations of operand size or extension of results. See "General Rules for 64-Bit Mode" on page 487 for definitions of "Promoted to 64 bits" and related topics.

3. If "Type of Operation" is 64 bits, a REX prefix is needed for 64-bit operand size, unless the instruction size defaults to 64 bits. If the operand size is fixed, operand-size overrides are silently ignored.

4. Special actions in 64-bit mode, in addition to legacy-mode actions. Zero or sign extensions apply only to result operands, not source operands. Unless otherwise stated, 8-bit and 16-bit results leave the high 56 or 48 bits, respectively, of 64-bit destination registers unchanged. Immediates and branch displacements are sign-extended to 64 bits.

5. Any pointer registers (rDI, rSI) or count registers (rCX) are address-sized and default to 64 bits. For 32-bit address size, any pointer and count registers are zero-extended to 64 bits.

Table B-1.	Operations and Operands in 64-Bit Mode (continued)	
------------	--	--

Instruction and Opcode (hex) <sup>1</sup>	Type of Operation <sup>2</sup>	Default Operand Size <sup>3</sup>	For 32-Bit Operand Size <sup>4</sup>	For 64-Bit Operand Size <sup>4</sup>
SAR—Shift Arithmetic Right				
D1 /7	Promoted to	32 bits	Zero-extends 32- bit register	Uses 6-bit count.
D3 /7	64 bits.	SZ DIIS	results to 64 bits.	
C1 /7				
SBB—Subtract with Borrow				
19				
1B	Promoted to		Zero-extends 32-	
1D	64 bits.	SZ DIIS	bit register results to 64 bits.	
81 /3				
83 /3				
SCAS, SCASW, SCASD, SCASQ— Scan String AF	Promoted to 64 bits.	32 bits	SCASD: Scan String Doublewords. Zero-extends 32- bit register results to 64 bits. See footnote <sup>5</sup>	SCASQ (new mnemonic): Scan String Quadwords. See footnote <sup>5</sup>
SFENCE—Store Fence 0F AE /7	Same as legacy mode.	Not relevant.	No GPR register r	esults.
SGDT—Store Global Descriptor Table Register 0F 01 /0	Promoted to 64 bits.	Operand size fixed at 64 bits.	No GPR register results. Stores 8-byte base and 2-byte limit.	
SHL—Shift Left				
D1 /4	Promoted to		Zero-extends 32-	
D3 /4	64 bits.	32 bits	bit register results to 64 bits.	Uses 6-bit count.
C1 /4				

1. See "General Rules for 64-Bit Mode" on page 487, for opcodes that do not appear in this table.

2. The type of operation, excluding considerations of operand size or extension of results. See "General Rules for 64-Bit Mode" on page 487 for definitions of "Promoted to 64 bits" and related topics.

3. If "Type of Operation" is 64 bits, a REX prefix is needed for 64-bit operand size, unless the instruction size defaults to 64 bits. If the operand size is fixed, operand-size overrides are silently ignored.

4. Special actions in 64-bit mode, in addition to legacy-mode actions. Zero or sign extensions apply only to result operands, not source operands. Unless otherwise stated, 8-bit and 16-bit results leave the high 56 or 48 bits, respectively, of 64-bit destination registers unchanged. Immediates and branch displacements are sign-extended to 64 bits.

5. Any pointer registers (rDI, rSI) or count registers (rCX) are address-sized and default to 64 bits. For 32-bit address size, any pointer and count registers are zero-extended to 64 bits.

Table B-1.	<b>Operations and O</b>	perands in 64-Bit Mode	(continued)
------------	-------------------------	------------------------	-------------

Instruction and Opcode (hex) <sup>1</sup>	Type of Operation <sup>2</sup>	Default Operand Size <sup>3</sup>	For 32-Bit Operand Size <sup>4</sup>	For 64-Bit Operand Size <sup>4</sup>
SHLD—Shift Left Double 0F A4 0F A5	Promoted to 64 bits.	32 bits	Zero-extends 32- bit register results to 64 bits.	Uses 6-bit count.
SHR—Shift Right D1 /5 D3 /5 C1 /5	Promoted to 64 bits.	32 bits	Zero-extends 32- bit register results to 64 bits.	Uses 6-bit count.
SHRD—Shift Right Double 0F AC 0F AD	Promoted to 64 bits.	32 bits	Zero-extends 32- bit register results to 64 bits.	Uses 6-bit count.
SIDT—Store Interrupt Descriptor Table Register 0F 01 /1	Promoted to 64 bits.	Operand size fixed at 64 bits.	No GPR register results. Stores 8-byte base and 2-byte limit.	
SKINIT—Secure Init and Jump with Attestation 0F 01 DE	Same as legacy mode.	Not relevant	Zero-extends 32- bit register results to 64 bits.	
SLDT—Store Local Descriptor Table Register 0F 00 /0	Same as legacy mode.	32	Zero-extends 2-byte LDT selector to 64 bits.	
SMSW—Store Machine Status Word 0F 01 /4	Same as legacy mode.	32	Zero-extends 32- bit register results to 64 bits.	Stores 64-bit machine status word (CR0).
STC—Set Carry Flag F9	Same as legacy mode.	Not relevant.	No GPR register r	esults.
STD—Set Direction Flag FD	Same as legacy mode.	Not relevant.	No GPR register r	esults.

1. See "General Rules for 64-Bit Mode" on page 487, for opcodes that do not appear in this table.

2. The type of operation, excluding considerations of operand size or extension of results. See "General Rules for 64-Bit Mode" on page 487 for definitions of "Promoted to 64 bits" and related topics.

3. If "Type of Operation" is 64 bits, a REX prefix is needed for 64-bit operand size, unless the instruction size defaults to 64 bits. If the operand size is fixed, operand-size overrides are silently ignored.

4. Special actions in 64-bit mode, in addition to legacy-mode actions. Zero or sign extensions apply only to result operands, not source operands. Unless otherwise stated, 8-bit and 16-bit results leave the high 56 or 48 bits, respectively, of 64-bit destination registers unchanged. Immediates and branch displacements are sign-extended to 64 bits.

5. Any pointer registers (rDI, rSI) or count registers (rCX) are address-sized and default to 64 bits. For 32-bit address size, any pointer and count registers are zero-extended to 64 bits.

#### Table B-1. Operations and Operands in 64-Bit Mode (continued)

Instruction and Opcode (hex) <sup>1</sup>	Type of Operation <sup>2</sup>	Default Operand Size <sup>3</sup>	For 32-Bit Operand Size <sup>4</sup>	For 64-Bit Operand Size <sup>4</sup>	
<b>STGI</b> —Set Global Interrupt Flag 0F 01 DC	Same as legacy mode.	Not relevant.	No GPR register r	esults.	
STI - Set Interrupt Flag FB	Same as legacy mode.	Not relevant.	No GPR register r	esults.	
STOS, STOSW, STOSD, STOSQ- Store String AB	Promoted to 64 bits.	32 bits	STOSD: Store String Doublewords. See footnote <sup>5</sup>	STOSQ (new mnemonic): Store String Quadwords. See footnote <sup>5</sup>	
STR—Store Task Register 0F 00 /1	Same as legacy mode.	32	Zero-extends 2-by 64 bits.	te TR selector to	
SUB—Subtract 29 2B 2D 81 /5 83 /5	Promoted to 64 bits.	32 bits	Zero-extends 32- bit register results to 64 bits.		
<b>SWAPGS</b> —Swap GS Register with KernelGSbase MSR 0F 01 /7	New instruction, available only in 64-bit mode. (In other modes, this opcode is invalid.)	Not relevant.	See "SWAPGS Instruction" in Volume 2.		
SYSCALL—Fast System Call 0F 05	Promoted to 64 bits.	Not relevant.		See "SYSCALL and SYSRET Instructions" in Volume 2 for details.	

Notes:

1. See "General Rules for 64-Bit Mode" on page 487, for opcodes that do not appear in this table.

2. The type of operation, excluding considerations of operand size or extension of results. See "General Rules for 64-Bit Mode" on page 487 for definitions of "Promoted to 64 bits" and related topics.

3. If "Type of Operation" is 64 bits, a REX prefix is needed for 64-bit operand size, unless the instruction size defaults to 64 bits. If the operand size is fixed, operand-size overrides are silently ignored.

4. Special actions in 64-bit mode, in addition to legacy-mode actions. Zero or sign extensions apply only to result operands, not source operands. Unless otherwise stated, 8-bit and 16-bit results leave the high 56 or 48 bits, respectively, of 64-bit destination registers unchanged. Immediates and branch displacements are sign-extended to 64 bits.

5. Any pointer registers (rDI, rSI) or count registers (rCX) are address-sized and default to 64 bits. For 32-bit address size, any pointer and count registers are zero-extended to 64 bits.

#### Table B-1. Operations and Operands in 64-Bit Mode (continued)

Instruction and Opcode (hex) <sup>1</sup>	Type of Operation <sup>2</sup>	Default Operand Size <sup>3</sup>	For 32-Bit Operand Size <sup>4</sup>	For 64-Bit Operand Size <sup>4</sup>		
SYSENTER—System Call 0F 34	INVALID IN LONG MODE (invalid-opcode exception)					
SYSEXIT—System Return 0F 35	INVALID IN LONG MODE (invalid-opcode exception)					
SYSRET—Fast System Return 0F 07	Promoted to 64 bits. 32 bits See "SYSCALL and SYSRET Instructions" in Volume 2 for deta					
TEST—Test Bits 85 A9 F7 /0	Promoted to 64 bits.	32 bits	No GPR register results.			
UD2—Undefined Operation 0F 0B	Same as legacy mode.	Not relevant.	No GPR register results.			
VERR—Verify Segment for Reads 0F 00 /4	Same as legacy mode.	Operand size fixed at 16 bits	No GPR register results.			
VERW—Verify Segment for Writes 0F 00 /5	Same as legacy mode.	Operand size fixed at 16 bits	No GPR register results.			
VMLOAD—Load State from VMCB 0F 01 DA	Same as legacy mode.	Not relevant.	No GPR register results.			
VMMCALL—Call VMM 0F 01 D9	Same as legacy mode.	Not relevant.	t. No GPR register results.			
VMRUN—Run Virtual Machine 0F 01 D8	Same as legacy mode.	Not relevant.	No GPR register r	esults.		
VMSAVE—Save State to VMCB 0F 01 DB	Same as legacy mode.	Not relevant.	No GPR register r	esults.		

Notes:

1. See "General Rules for 64-Bit Mode" on page 487, for opcodes that do not appear in this table.

- 2. The type of operation, excluding considerations of operand size or extension of results. See "General Rules for 64-Bit Mode" on page 487 for definitions of "Promoted to 64 bits" and related topics.
- 3. If "Type of Operation" is 64 bits, a REX prefix is needed for 64-bit operand size, unless the instruction size defaults to 64 bits. If the operand size is fixed, operand-size overrides are silently ignored.
- 4. Special actions in 64-bit mode, in addition to legacy-mode actions. Zero or sign extensions apply only to result operands, not source operands. Unless otherwise stated, 8-bit and 16-bit results leave the high 56 or 48 bits, respectively, of 64-bit destination registers unchanged. Immediates and branch displacements are sign-extended to 64 bits.

5. Any pointer registers (rDI, rSI) or count registers (rCX) are address-sized and default to 64 bits. For 32-bit address size, any pointer and count registers are zero-extended to 64 bits.

#### Table B-1. Operations and Operands in 64-Bit Mode (continued)

Instruction and Opcode (hex) <sup>1</sup>	Type of Operation <sup>2</sup>	Default Operand Size <sup>3</sup>	For 32-Bit Operand Size <sup>4</sup>	For 64-Bit Operand Size <sup>4</sup>
WAIT—Wait for Interrupt 9B	Same as legacy mode.	Not relevant.	No GPR register r	esults.
WBINVD—Writeback and Invalidate All Caches 0F 09	Same as legacy mode.	Not relevant.	No GPR register results.	
WRMSR—Write to Model-Specific Register 0F 30	Same as legacy mode.	Not relevant MSR[63:32] = RDX[31:0		X[31:0]
XADD—Exchange and Add 0F C1	Promoted to 64 bits.	32 bits	Zero-extends 32- bit register results to 64 bits.	
XCHG—Exchange Register/Memory with Register 87 90	Promoted to 64 bits.	32 bits	Zero-extends 32- bit register results to 64 bits.	
XOR—Logical Exclusive OR 31 33 35 81 /6 83 /6	Promoted to 64 bits.	32 bits	Zero-extends 32- bit register results to 64 bits.	

Notes:

1. See "General Rules for 64-Bit Mode" on page 487, for opcodes that do not appear in this table.

2. The type of operation, excluding considerations of operand size or extension of results. See "General Rules for 64-Bit Mode" on page 487 for definitions of "Promoted to 64 bits" and related topics.

3. If "Type of Operation" is 64 bits, a REX prefix is needed for 64-bit operand size, unless the instruction size defaults to 64 bits. If the operand size is fixed, operand-size overrides are silently ignored.

4. Special actions in 64-bit mode, in addition to legacy-mode actions. Zero or sign extensions apply only to result operands, not source operands. Unless otherwise stated, 8-bit and 16-bit results leave the high 56 or 48 bits, respectively, of 64-bit destination registers unchanged. Immediates and branch displacements are sign-extended to 64 bits.

5. Any pointer registers (rDI, rSI) or count registers (rCX) are address-sized and default to 64 bits. For 32-bit address size, any pointer and count registers are zero-extended to 64 bits.

## B.3 Invalid and Reassigned Instructions in 64-Bit Mode

Table B-2 lists instructions that are illegal in 64-bit mode. Attempted use of these instructions generates an invalid-opcode exception (#UD).

Mnemonic	Opcode (hex)	Description	
AAA	37	ASCII Adjust After Addition	
AAD	D5	ASCII Adjust Before Division	
AAM	D4	ASCII Adjust After Multiply	
AAS	3F	ASCII Adjust After Subtraction	
BOUND	62	Check Array Bounds	
CALL (far)	9A	Procedure Call Far (far absolute)	
DAA	27	Decimal Adjust after Addition	
DAS	2F	Decimal Adjust after Subtraction	
INTO	CE	Interrupt to Overflow Vector	
JMP (far)	EA	Jump Far (absolute)	
LDS	C5	Load DS Far Pointer	
LES	C4	Load ES Far Pointer	
POP DS	1F	Pop Stack into DS Segment	
POP ES	07	Pop Stack into ES Segment	
POP SS	17	Pop Stack into SS Segment	
POPA, POPAD	61	Pop All to GPR Words or Doublewords	
PUSH CS	0E	Push CS Segment Selector onto Stack	
PUSH DS	1E	Push DS Segment Selector onto Stack	
PUSH ES	06	Push ES Segment Selector onto Stack	
PUSH SS	16	Push SS Segment Selector onto Stack	
PUSHA, PUSHAD	60	Push All to GPR Words or Doublewords	
Redundant Grp1	82 /2	Redundant encoding of group1 Eb,Ib opcodes	
SALC	D6	Set AL According to CF	

#### Table B-2. Invalid Instructions in 64-Bit Mode

Table B-3 lists instructions that are reassigned to different functions in 64-bit mode. Attempted use of these instructions generates the reassigned function.

Mnemonic	Opcode (hex)	Description
ARPL	63	Opcode for MOVSXD instruction in 64-bit mode. In all other modes, this is the Adjust Requestor Privilege Level instruction opcode.
DEC and INC	40-4F	REX prefixes in 64-bit mode. In all other modes, decrement by 1 and increment by 1.
LDS	C5	VEX Prefix. Introduces the VEX two-byte instruction encoding escape sequence.
LES	C4	VEX Prefix. Introduces the VEX three-byte instruction encoding escape sequence.

Table B-3. Reassigned Instructions in 64-Bit Mode

Table B-4 lists instructions that are illegal in long mode. Attempted use of these instructions generates an invalid-opcode exception (#UD).

Table B-4. Invalid Instructions in Long Mode

Mnemonic	Opcode (hex)	Description
SYSENTER	0F 34	System Call
SYSEXIT	0F 35	System Return

## B.4 Instructions with 64-Bit Default Operand Size

In 64-bit mode, two groups of instructions default to 64-bit operand size without the need for a REX prefix:

- *Near branches* —CALL, Jcc, JrCX, JMP, LOOP, and RET.
- *All instructions, except far branches, that implicitly reference the RSP*—CALL, ENTER, LEAVE, POP, PUSH, and RET (CALL and RET are in both groups of instructions).

Table B-5 lists these instructions.

		Implicitly Reference RSP				
CALL	E8, FF /2	yes	Call Procedure Near			
ENTER	C8	yes	Create Procedure Stack Frame			
Jcc	many	no	Jump Conditional Near			
JMP	E9, EB, FF /4	no	Jump Near			
LEAVE	C9	yes	Delete Procedure Stack Frame			
LOOP	E2	no	Loop			
LOOPcc	E0, E1	no	Loop Conditional			
POP reg/mem	8F /0	yes	Pop Stack (register or memory)			
POP reg	58-5F	yes	Pop Stack (register)			
POP FS	0F A1	yes	Pop Stack into FS Segment Register			
POP GS	0F A9	yes	Pop Stack into GS Segment Register			
POPF, POPFD, POPFQ	9D	yes	Pop to rFLAGS Word, Doubleword, or Quadword			
PUSH imm8	6A	yes	Push onto Stack (sign-extended byte)			
PUSH imm32	68	yes	Push onto Stack (sign-extended doubleword)			
PUSH reg/mem	FF /6	yes	Push onto Stack (register or memory)			
PUSH reg	50-57	yes	Push onto Stack (register)			
PUSH FS	0F A0	yes	Push FS Segment Register onto Stack			
PUSH GS	0F A8	yes	Push GS Segment Register onto Stack			
PUSHF, PUSHFD, PUSHFQ	9C	yes	Push rFLAGS Word, Doubleword, or Quadword onto Stack			
RET	C2, C3	yes	Return From Call (near)			

## Table B-5. Instructions Defaulting to 64-Bit Operand Size

The 64-bit default operand size can be overridden to 16 bits using the 66h operand-size override. However, it is not possible to override the operand size to 32 bits because there is no 32-bit operandsize override prefix for 64-bit mode. See "Operand-Size Override Prefix" on page 7 for details.

## B.5 Single-Byte INC and DEC Instructions in 64-Bit Mode

In 64-bit mode, the legacy encodings for the 16 single-byte INC and DEC instructions (one for each of the eight GPRs) are used to encode the REX prefix values, as described in "REX Prefix" on page 14. Therefore, these single-byte opcodes for INC and DEC are not available in 64-bit mode, although they are available in legacy and compatibility modes. The functionality of these INC and DEC instructions is still available in 64-bit mode, however, using the ModRM forms of those instructions (opcodes FF/0 and FF/1).

## B.6 NOP in 64-Bit Mode

Programs written for the legacy x86 architecture commonly use opcode 90h (the XCHG EAX, EAX instruction) as a one-byte NOP. In 64-bit mode, the processor treats opcode 90h specially in order to preserve this legacy NOP use. Without special handling in 64-bit mode, the instruction would not be a true no-operation. Therefore, in 64-bit mode the processor treats XCHG EAX, EAX as a true NOP, regardless of operand size.

This special handling does not apply to the two-byte ModRM form of the XCHG instruction. Unless a 64-bit operand size is specified using a REX prefix byte, using the two byte form of XCHG to exchange a register with itself will not result in a no-operation because the default operation size is 32 bits in 64-bit mode.

## B.7 Segment Override Prefixes in 64-Bit Mode

In 64-bit mode, the CS, DS, ES, SS segment-override prefixes have no effect. These four prefixes are no longer treated as segment-override prefixes in the context of multiple-prefix rules. Instead, they are treated as null prefixes.

The FS and GS segment-override prefixes are treated as true segment-override prefixes in 64-bit mode. Use of the FS and GS prefixes cause their respective segment bases to be added to the effective address calculation. See "FS and GS Registers in 64-Bit Mode" in Volume 2 for details.

# Appendix C Differences Between Long Mode and Legacy Mode

Table C-1 summarizes the major differences between 64-bit mode and legacy protected mode. The third column indicates differences between 64-bit mode and legacy mode. The fourth column indicates whether that difference also applies to compatibility mode.

Table C-1. Differences Between Long Mode and Legacy Mode

Туре	Type Subject 64-Bit Mode Difference		Applies To Compatibility Mode?	
	Addressing	RIP-relative addressing available		
		Default data size is 32 bits		
	Data and Address	REX Prefix toggles data size to 64 bits		
	Sizes	Default address size is 64 bits	no	
		Address size prefix toggles address size to 32 bits		
Application Programming		Various opcodes are invalid or changed in 64-bit mode (see Table B-2 on page 513 and Table B-3 on page 514)		
	Instruction Differences	Various opcodes are invalid in long mode (see Table B-4 on page 514)	yes	
		(REX operand size prelix)		
		REX is always enabled		
		Direct-offset forms of MOV to or from accumulator become 64-bit offsets	no	
		MOVD extended to MOV 64 bits between MMX registers and long GPRs (with REX operand-size prefix)		

Туре	Subject	64-Bit Mode Difference	Applies To Compatibility Mode?
	x86 Modes	Real and virtual-8086 modes not supported	yes
	Task Switching	Task switching not supported	yes
		64-bit virtual addresses	
	Addressing	4-level paging structures	yes
		PAE must always be enabled	
		CS, DS, ES, SS segment bases are ignored	
	Segmentation	CS, DS, ES, FS, GS, SS segment limits are ignored	no
		CS, DS, ES, SS Segment prefixes are ignored	
System Programming		All pushes are 8 bytes	
	Exception and Interrupt Handling	16-bit interrupt and trap gates are illegal	yes
		32-bit interrupt and trap gates are redefined as 64-bit gates and are expanded to 16 bytes	
		SS is set to null on stack switch	
		SS:RSP is pushed unconditionally	
		All pushes are 8 bytes	
		16-bit call gates are illegal	
	Call Gates	32-bit call gate type is redefined as 64-bit call gate and is expanded to 16 bytes.	
		SS is set to null on stack switch	1
	System-Descriptor Registers	GDT, IDT, LDT, TR base registers expanded to 64 bits	yes
	System-Descriptor Table Entries and	LGDT and LIDT use expanded 10-byte pseudo- descriptors.	no
	Pseudo-descriptors	LLDT and LTR use expanded 16-byte table entries.	1

## Table C-1. Differences Between Long Mode and Legacy Mode (continued)

## Appendix D Instruction Subsets and CPUID Feature Flags

This appendix provides information that can be used to determine if a specific instruction within the AMD64 instruction-set architecture (ISA) is supported on a processor.

Originally the x86 ISA was composed of a set of instructions from the general-purpose and system instruction groups. This set forms the base of the AMD64 ISA. As the ISA expanded over time, new instructions were added. Each addition constituted either a single instruction or a set of instructions and each addition was assigned a specific processor feature flag.

Although most current processor products support the entire ISA, support for each added instruction or instruction subset is optional and must be confirmed by testing the corresponding feature flag. The presence of a particular instruction or subset is indicated by the corresponding feature flag being set. A feature flag is a single bit value located at a specific bit position within the 32-bit value returned in a register as a result of executing the CPUID instruction.

For more information on using the CPUID instruction, see the instruction reference page for CPUID on page 153. For a comprehensive list of processor feature flags accessed using the CPUID instruction, see Appendix E, "Obtaining Processor Information Via the CPUID Instruction" on page 589.

## D.1 Instruction Set Overview

The AMD64 ISA can be organized into five instruction groups:

1. General-purpose instructions

These instructions operate on the general-purpose registers (GP registers) and can be used at all privilege levels. This group includes instructions to load and store the contents of a GP register to and from memory, move values between the GP registers, and perform arithmetic and logical operations on the contents of the registers.

2. System instructions

These instructions provide the means to manipulate the processor operating mode, access processor resources, handle program and system errors, and manage system memory. Many of these instructions require privilege level 0 to execute.

3. x87 instructions

These instructions are available at all privilege levels and include legacy floating-point instructions that use the ST(0)–ST(7) stack registers (FPR0–FPR7 physical registers) and internally use extended precision (80-bit) binary floating-point representation and operations.

4. 64-bit media Instructions

These instructions are available at all privilege levels and perform vector operations on packed integer and floating-point values held in the 64-bit MMX<sup>™</sup> registers. The MMX register set overlays the FPR0–FPR7 physical registers. This group is composed of the MMX and 3DNow!<sup>™</sup> instruction subsets and was subsequently expanded by the MMX and 3DNow! extensions subsets.

5. SSE instructions

The SSE instructions operate on packed integer and floating-point values held in the XMM / YMM registers. SSE includes the original Streaming SIMD Extensions, all the subsequent named SSE subsets, and the AVX, XOP, and AES instructions.


Figure D-1 on page 521 represents the relationship between the five major instruction groups and the named instruction subsets. Circles represent the instruction subsets. These include the base instruction set labeled "Base Instructions" in the diagram and the named subsets. The diagram omits individual optional instructions and some of the minor named instruction subsets. Dashed-line polygons represent the instruction groups.

Note that the 128-bit and 256-bit media instructions are referred to collectively as the Streaming SIMD Extensions (SSE). This is also the name of the original SSE subset. In the diagram the original SSE subset is labeled "SSE1 Instructions." Collectively the 64-bit media and the SSE instructions make up the single instruction / multiple data (SIMD) group (labeled "SIMD Instructions" in the diagram).

The overlapping of the SSE and 64-bit media instruction subsets indicates that these subsets share some common mnemonics. However, these common mnemonics either have distinct opcodes for each subset or they take operands in both the MMX and XMM register sets.

The horizontal axis of Figure D-1 shows how the subsets have evolved over time.

24594—Rev. 3.21—October 2013






Figure D-1. AMD64 ISA Instruction Subsets

## D.2 CPUID Feature Flags Related to Instruction Support

Only a subset of the CPUID feature flags provides information related to instruction support.

The feature flags related to supported instruction subsets are accessed via the *standard* function number 0000\_0001h, the *extended* function number 8000\_00001h, and the *structured extended* function number 0000\_0007h.

The following table lists all flags related to instruction support. Entries for each flag provide the instruction or instruction subset corresponding to the flag, the CPUID function that must be executed to access the flag, and the bit position of the flag in the return value. The feature flags listed are used in Table D-2 on page 524:

	lucture tion on Outboot	CPUID	Feature Flag	
Feature Flag	Instruction or Subset	Function <sup>1</sup>	Bit Position <sup>2</sup>	
BASE	Base Instruction set	—	—	
CLFSH	CLFLUSH	standard	EDX[19]	
CMPXCHG8B	CMPXCHG8B	both	EDX[8]	
CMPXCHG16B	CMPXCHG16B	standard	ECX[13]	
CMOV	CMOVcc	both	EDX[15]	
MSR	RDMSR / WRMSR	both	EDX[5]	
TSC	RDTSC / RDTSCP	both	EDX[4]	
RDTSCP	RDTSCP	extended	EDX[27]	
SysCallSysRet	SYSCALL / SYSRET	extended	EDX[11]	
SysEnterSysExit	SYSENTER / SYSEXIT	standard	EDX[11]	
FPU	x87	both	EDX[0]	
x87 && CMOV	FCMOVcc <sup>3</sup>	both	EDX[0] &&	
MMX	MMX	h - th	EDX[15]	
		both	EDX[23]	
3DNow	3DNow!	extended	EDX[31]	
MmxExt	MMX Extensions	extended	EDX[22]	
3DNowExt	3DNow! Extensions	extended	EDX[30]	
3DNowPrefetch	PREFETCH / PREFETCHW	extended	ECX[8]	
SSE	SSE1	standard	EDX[25]	
SSE2	SSE2	standard	EDX[26]	
standard and extension of the argument ECX = 0 2. Register and bit p	00_0001h; extended = Fn 80 nded CPUID functions retur return value. structured exte ). osition of the return value th tion is supported if x87 and	n the same feature ended = Fn 0000_0 at corresponds to t	e flag in the same 1007h, with input the feature flag.	

Table D-1. Feature Flags for Instruction / Instruction Subset Support

4. XSAVE (and related) instructions require separate enablement.

Fosturo Flog	Instruction or Subset	CPUID	Feature Flag
Feature Flag	Instruction or Subset	Function <sup>1</sup>	Bit Position <sup>2</sup>
SSE3	SSE3	standard	ECX[0]
SSSE3	SSSE3	standard	ECX[9]
SSE4A	SSE4A	extended	ECX[6]
SSE41	SSE4.1	standard	ECX[19]
SSE42	SSE4.2	standard	ECX[20]
LM	Long Mode	extended	EDX[29]
SVM	Secure Virtual Machine	extended	ECX[2]
AVX	AVX	standard	ECX[28]
AVX2	AVX2	structured extended	EBX[5]
ХОР	XOP	extended	ECX[11]
AES	AES	standard	ECX[25]
FMA	FMA	standard	ECX[12]
FMA4	FMA4	extended	ECX[16]
F16C	16-bit floating-point conversion	standard	ECX[29]
RDRAND	RDRAND	standard	ECX[30]
ABM	LZCNT	extended	ECX[5]
BMI1	Bit Manipulation, group 1	structured extended	EBX[3]
BMI2	Bit Manipulation, group 2	structured extended	EBX[8]
POPCNT	POPCNT	standard	ECX[23]
ТВМ	Trailing bit manipulation	extended	ECX[21]
MOVBE	MOVBE	standard	ECX[22]
MONITOR	MONITOR / MWAIT	standard	ECX[3]
PCLMULQDQ	PCLMULQDQ	standard	ECX[1]
FXSR	FXSAVE / FXRSTOR	both	EDX[24]
SKINIT	SKINIT / STGI	extended	ECX[12]
LahfSahf	LAHF / SAHF	extended	ECX[0]
FSGSBASE	FS and GS base read and write	structured extended	EBX[0]
XSAVE	XSAVE / XRSTOR <sup>4</sup>	standard	ECX[26]

Table D-1. Feature Flags for Instruction / Instruction Subset Suppor
--

FCMOVcc instruction is supported if x87 and CMOVcc instructions are both supported.

4. XSAVE (and related) instructions require separate enablement.

## D.3 Instruction List

Table D-2 shows the minimum current privilege level (CPL) required to execute each instruction and the feature flag or flags that indicates support for that instruction. Each flag is listed in the column corresponding to the instruction group to which it belongs. Note that some instructions span groups.

Instruction			Instruction Group				
Instruction			and CPUID Feature Flag(s) <sup>1</sup>				
Mnemonic	Description	CPL	General- Purpose	SSE	64-Bit Media	x87	System
AAA	ASCII Adjust After Addition	3	Base				
AAD	ASCII Adjust Before Division	3	Base				
AAM	ASCII Adjust After Multiply	3	Base				
AAS	ASCII Adjust After Subtraction	3	Base				
ADC	Add with Carry	3	Base				
ADD	Signed or Unsigned Add	3	Base				
ADDPD	Add Packed Double- Precision Floating-Point	3		SSE2			
ADDPS	Add Packed Single- Precision Floating-Point	3		SSE			
ADDSD	Add Scalar Double- Precision Floating-Point	3		SSE2			
ADDSS	Add Scalar Single- Precision Floating-Point	3		SSE			
ADDSUBPD	Add and Subtract Double- Precision	3		SSE3			
ADDSUBPS	Add and Subtract Single- Precision	3		SSE3			
AESDEC	AES Decryption Round	3		AES			
AESDECLAST	AES Last Decryption Round	3		AES			
AESENC	AES Encryption Round	3		AES			
AESENCLAST	AES Last Encryption Round	3		AES			
AESIMC	AES InvMixColumn Transformation	3		AES			

Table D-2. Instruction Groups and CPUID Feature Flag	Table D-2.	ups and CPUID Feature Flags
--	------------	-----------------------------

Notes:

1. Columns indicate the instruction groups. Entries indicate the CPUID feature flags(s) indicating support for that instruction. "Base" indicates that no feature flag exists and all processors support this instruction.

2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number and type of operands.

3. MONITOR/MWAIT can execute at privilege level >0 if enabled. See instruction description.

Instruction			Instruction Group						
			and CPUID Feature Flag(s) <sup>1</sup>						
Mnemonic	Description	CPL	General- Purpose	SSE	64-Bit Media	x87	System		
AESKEYGENASSIST	AES Assist Round Key Generation	3		AES					
AND	Logical AND	3	Base						
ANDN	Logical And-Not	3	BMI1						
ANDNPD	AND NOT Packed Double- Precision Floating-Point	3		SSE2					
ANDNPS	AND NOT Packed Single- Precision Floating-Point	3		SSE					
ANDPD	AND Packed Double- Precision Floating-Point	3		SSE2					
ANDPS	AND Packed Single- Precision Floating-Point	3		SSE					
ARPL	Adjust Requestor Privilege Level	3					Base		
BEXTR (immediate form)	Bit Field Extract	3	TBM						
BEXTR (register form)	Bit Field Extract	3	BMI1						
BLCFILL	Fill From Lowest Clear Bit	3	TBM						
BLCI	Isolate Lowest Clear Bit	3	TBM						
BLSI	Isolate Lowest Set Bit	3	BMI1						
BLCIC	Isolate Lowest Clear Bit and Complement	3	TBM						
BLCMSK	Mask From Lowest Clear Bit	3	TBM						
BLCS	Set Lowest Clear Bit	3	TBM						
BLENDPD	Blend Packed Double- Precision Floating-Point	3		SSE41					
BLENDPS	Blend Packed Single- Precision Floating-Point	3		SSE41					
BLENDVPD	Variable Blend Packed Double-Precision Floating- Point	3		SSE41					

Table D-2.	Instruction Groups and CPUID Feature Flags
------------	--

1. Columns indicate the instruction groups. Entries indicate the CPUID feature flags(s) indicating support for that instruction. "Base" indicates that no feature flag exists and all processors support this instruction.

2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number and type of operands.

3. MONITOR/MWAIT can execute at privilege level >0 if enabled. See instruction description.

-

Instruction			Instruction Group						
				and CPUID Feature Flag(s) <sup>1</sup>					
Mnemonic	Description	CPL	General- Purpose	SSE	64-Bit Media	x87	System		
BLENDVPS	Variable Blend Packed Single-Precision Floating- Point	3		SSE41					
BLSMSK	Mask From Lowest Set Bit	3	BMI1						
BLSFILL	Fill From Lowest Set Bit	3	TBM						
BLSIC	Isolate Lowest Set Bit and Complement	3	TBM						
BLSR	Reset Lowest Set Bit	3	BMI1						
BOUND	Check Array Bounds	3	Base						
BSF	Bit Scan Forward	3	Base						
BSR	Bit Scan Reverse	3	Base						
BSWAP	Byte Swap	3	Base						
ВТ	Bit Test	3	Base						
BTC	Bit Test and Complement	3	Base						
BTR	Bit Test and Reset	3	Base						
BTS	Bit Test and Set	3	Base						
BZHI	Zero High Bits	3	BMI2						
CALL	Procedure Call	3	Base						
CBW	Convert Byte to Word	3	Base						
CDQ	Convert Doubleword to Quadword	3	Base						
CDQE	Convert Doubleword to Quadword	3	LM						
CLC	Clear Carry Flag	3	Base						
CLD	Clear Direction Flag	3	Base						
CLFLUSH	Cache Line Flush	3	CLFSH						
CLGI	Clear Global Interrupt Flag	0					SVM		
CLI	Clear Interrupt Flag	3					Base		
CLTS	Clear Task-Switched Flag in CR0	0					Base		
CMC	Complement Carry Flag	3	Base						
CMOVcc	Conditional Move	3	CMOV						
CMP	Compare	3	Base						
t	•								

Notes:

1. Columns indicate the instruction groups. Entries indicate the CPUID feature flags(s) indicating support for that instruction. "Base" indicates that no feature flag exists and all processors support this instruction.

2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number and type of operands.

3. MONITOR/MWAIT can execute at privilege level >0 if enabled. See instruction description.

Instruction			Instruction Group						
			and CPUID Feature Flag(s) <sup>1</sup>						
Mnemonic	Description	CPL	General- Purpose	SSE	64-Bit Media	x87	System		
CMPPD	Compare Packed Double- Precision Floating-Point	3		SSE2					
CMPPS	Compare Packed Single- Precision Floating-Point	3		SSE					
CMPS	Compare Strings	3	Base						
CMPSB	Compare Strings by Byte	3	Base						
CMPSD	Compare Strings by Doubleword	3	Base <sup>2</sup>						
CMPSD	Compare Scalar Double- Precision Floating-Point	3		SSE2 <sup>2</sup>					
CMPSQ	Compare Strings by Quadword	3	LM						
CMPSS	Compare Scalar Single- Precision Floating-Point	3		SSE					
CMPSW	Compare Strings by Word	3	Base						
CMPXCHG	Compare and Exchange	3	Base						
CMPXCHG8B	Compare and Exchange Eight Bytes	3	CMPXCHG8B						
CMPXCHG16B	Compare and Exchange Sixteen Bytes	3	CMPXCHG16B						
COMISD	Compare Ordered Scalar Double-Precision Floating- Point	3		SSE2					
COMISS	Compare Ordered Scalar Single-Precision Floating- Point	3		SSE					
CPUID	Processor Identification	3	Base						
CQO	Convert Quadword to Double Quadword	3	LM						
CRC32	32-bit Cyclical Redundancy Check	3	SSE42						
CVTDQ2PD	Convert Packed Doubleword Integers to Packed Double-Precision Floating-Point	3		SSE2					

1. Columns indicate the instruction groups. Entries indicate the CPUID feature flags(s) indicating support for that instruction. "Base" indicates that no feature flag exists and all processors support this instruction.

2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number and type of operands.

3. MONITOR/MWAIT can execute at privilege level >0 if enabled. See instruction description.

-

Instruction			Instruction Group and CPUID Feature Flag(s) <sup>1</sup>				
Mnemonic	Description	CPL	General- Purpose	SSE	64-Bit Media	x87	System
CVTDQ2PS	Convert Packed Doubleword Integers to Packed Single-Precision Floating-Point	3		SSE2			
CVTPD2DQ	Convert Packed Double- Precision Floating-Point to Packed Doubleword Integers	3		SSE2			
CVTPD2PI	Convert Packed Double- Precision Floating-Point to Packed Doubleword Integers	3		SSE2	SSE2		
CVTPD2PS	Convert Packed Double- Precision Floating-Point to Packed Single-Precision Floating-Point	3		SSE2			
CVTPI2PD	Convert Packed Doubleword Integers to Packed Double-Precision Floating-Point	3		SSE2	SSE2		
CVTPI2PS	Convert Packed Doubleword Integers to Packed Single-Precision Floating-Point	3		SSE	SSE		
CVTPS2DQ	Convert Packed Single- Precision Floating-Point to Packed Doubleword Integers	3		SSE2			
CVTPS2PD	Convert Packed Single- Precision Floating-Point to Packed Double-Precision Floating-Point	3		SSE2			
CVTPS2PI	Convert Packed Single- Precision Floating-Point to Packed Doubleword Integers	3		SSE	SSE		

Notes:

1. Columns indicate the instruction groups. Entries indicate the CPUID feature flags(s) indicating support for that instruction. "Base" indicates that no feature flag exists and all processors support this instruction.

2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number and type of operands.

3. MONITOR/MWAIT can execute at privilege level >0 if enabled. See instruction description.

Instruction			Instruction Group and CPUID Feature Flag(s) <sup>1</sup>					
		1	Gonoral 64-Bit					
Mnemonic	Description	CPL	Purpose	SSE	Media	x87	System	
CVTSD2SI	Convert Scalar Double- Precision Floating-Point to Signed Doubleword or Quadword Integer	3		SSE2				
CVTSD2SS	Convert Scalar Double- Precision Floating-Point to Scalar Single-Precision Floating-Point	3		SSE2				
CVTSI2SD	Convert Signed Doubleword or Quadword Integer to Scalar Double- Precision Floating-Point	3		SSE2				
CVTSI2SS	Convert Signed Doubleword or Quadword Integer to Scalar Single- Precision Floating-Point	3		SSE				
CVTSS2SD	Convert Scalar Single- Precision Floating-Point to Scalar Double-Precision Floating-Point	3		SSE2				
CVTSS2SI	Convert Scalar Single- Precision Floating-Point to Signed Doubleword or Quadword Integer	3		SSE				
CVTTPD2DQ	Convert Packed Double- Precision Floating-Point to Packed Doubleword Integers, Truncated	3		SSE2				
CVTTPD2PI	Convert Packed Double- Precision Floating-Point to Packed Doubleword Integers, Truncated	3		SSE2	SSE2			
CVTTPS2DQ	Convert Packed Single- Precision Floating-Point to Packed Doubleword Integers, Truncated	3		SSE2				

Table D-2.	Instruction Groups and CPUID Feature Flags
------------	--

1. Columns indicate the instruction groups. Entries indicate the CPUID feature flags(s) indicating support for that instruction. "Base" indicates that no feature flag exists and all processors support this instruction.

2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number and type of operands.

3. MONITOR/MWAIT can execute at privilege level >0 if enabled. See instruction description.

Instruction			Instruction Group and CPUID Feature Flag(s) <sup>1</sup>					
Mnemonic	Description	CPL	General- Purpose	SSE	64-Bit Media	x87	System	
CVTTPS2PI	Convert Packed Single- Precision Floating-Point to Packed Doubleword Integers, Truncated	3		SSE	SSE			
CVTTSD2SI	Convert Scalar Double- Precision Floating-Point to Signed Doubleword or Quadword Integer, Truncated	3		SSE2				
CVTTSS2SI	Convert Scalar Single- Precision Floating-Point to Signed Doubleword or Quadword Integer, Truncated	3		SSE				
CWD	Convert Word to Doubleword	3	Base					
CWDE	Convert Word to Doubleword	3	Base					
DAA	Decimal Adjust after Addition	3	Base					
DAS	Decimal Adjust after Subtraction	3	Base					
DEC	Decrement by 1	3	Base					
DIV	Unsigned Divide	3	Base					
DIVPD	Divide Packed Double- Precision Floating-Point	3		SSE2				
DIVPS	Divide Packed Single- Precision Floating-Point	3		SSE				
DIVSD	Divide Scalar Double- Precision Floating-Point	3		SSE2				
DIVSS	Divide Scalar Single- Precision Floating-Point	3		SSE				
DPPD	Dot Product Packed Double-Precision Floating- Point	3		SSE41				

1. Columns indicate the instruction groups. Entries indicate the CPUID feature flags(s) indicating support for that instruction. "Base" indicates that no feature flag exists and all processors support this instruction.

2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number and type of operands.

3. MONITOR/MWAIT can execute at privilege level >0 if enabled. See instruction description.

Instruction			Instruction Group and CPUID Feature Flag(s) <sup>1</sup>				
Mnemonic	Description	CPL	General- Purpose	SSE	64-Bit Media	x87	System
DPPS	Dot Product Packed Single-Precision Floating- Point	3		SSE41			
EMMS	Enter/Exit Multimedia State	3			MMX	MMX	
ENTER	Create Procedure Stack Frame	3	Base				
EXTRACTPS	Extract Packed Single- Precision Floating-Point	3		SSE41			
EXTRQ	Extract Field From Register	3		SSE4A			
F2XM1	Floating-Point Compute 2x–1	3				X87	
FABS	Floating-Point Absolute Value	3				X87	
FADD	Floating-Point Add	3				X87	
FADDP	Floating-Point Add and Pop	3				X87	
FBLD	Floating-Point Load Binary- Coded Decimal	3				X87	
FBSTP	Floating-Point Store Binary-Coded Decimal Integer and Pop	3				X87	
FCHS	Floating-Point Change Sign	3				X87	
FCLEX	Floating-Point Clear Flags	3				X87	
FCMOVB	Floating-Point Conditional Move If Below	3				X87 && CMOV	
FCMOVBE	Floating-Point Conditional Move If Below or Equal	3				X87 && CMOV	
FCMOVE	Floating-Point Conditional Move If Equal	3				X87 && CMOV	
FCMOVNB	Floating-Point Conditional Move If Not Below	3				X87 && CMOV	
FCMOVNBE	Floating-Point Conditional Move If Not Below or Equal	3				X87 && CMOV	

1. Columns indicate the instruction groups. Entries indicate the CPUID feature flags(s) indicating support for that instruction. "Base" indicates that no feature flag exists and all processors support this instruction.

2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number and type of operands.

3. MONITOR/MWAIT can execute at privilege level >0 if enabled. See instruction description.

Instruction			Instruction Group				
			and CPUID Feature Flag(s) <sup>1</sup>				
Mnemonic	Description	CPL	General- Purpose	SSE	64-Bit Media	x87	System
FCMOVNE	Floating-Point Conditional Move If Not Equal	3				X87 && CMOV	
FCMOVNU	Floating-Point Conditional Move If Not Unordered	3				X87 && CMOV	
FCMOVU	Floating-Point Conditional Move If Unordered	3				X87 && CMOV	
FCOM	Floating-Point Compare	3				X87	
FCOMI	Floating-Point Compare and Set Flags	3				X87	
FCOMIP	Floating-Point Compare and Set Flags and Pop	3				X87	
FCOMP	Floating-Point Compare and Pop	3				X87	
FCOMPP	Floating-Point Compare and Pop Twice	3				X87	
FCOS	Floating-Point Cosine	3				X87	
FDECSTP	Floating-Point Decrement Stack-Top Pointer	3				X87	
FDIV	Floating-Point Divide	3				X87	
FDIVP	Floating-Point Divide and Pop	3				X87	
FDIVR	Floating-Point Divide Reverse	3				X87	
FDIVRP	Floating-Point Divide Reverse and Pop	3				X87	
FEMMS	Fast Enter/Exit Multimedia State	3			3DNow	3DNow	
FFREE	Free Floating-Point Register	3				X87	
FIADD	Floating-Point Add Integer to Stack Top	3				X87	
FICOM	Floating-Point Integer Compare	3				X87	
FICOMP	Floating-Point Integer Compare and Pop	3				X87	
			•		•		

1. Columns indicate the instruction groups. Entries indicate the CPUID feature flags(s) indicating support for that instruction. "Base" indicates that no feature flag exists and all processors support this instruction.

2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number and type of operands.

3. MONITOR/MWAIT can execute at privilege level >0 if enabled. See instruction description.

Instruction			Instruction Group					
			and CPUID Feature Flag(s) <sup>1</sup>					
Mnemonic	Description	CPL	General- Purpose	SSE	64-Bit Media	x87	System	
FIDIV	Floating-Point Integer Divide	3				X87		
FIDIVR	Floating-Point Integer Divide Reverse	3				X87		
FILD	Floating-Point Load Integer	3				X87		
FIMUL	Floating-Point Integer Multiply	3				X87		
FINCSTP	Floating-Point Increment Stack-Top Pointer	3				X87		
FINIT	Floating-Point Initialize	3				X87		
FIST	Floating-Point Integer Store	3				X87		
FISTP	Floating-Point Integer Store and Pop	3				X87		
FISTTP	Floating-Point Integer Truncate and Store	3				SSE3		
FISUB	Floating-Point Integer Subtract	3				X87		
FISUBR	Floating-Point Integer Subtract Reverse	3				X87		
FLD	Floating-Point Load	3				X87		
FLD1	Floating-Point Load +1.0	3				X87		
FLDCW	Floating-Point Load x87 Control Word	3				X87		
FLDENV	Floating-Point Load x87 Environment	3				X87		
FLDL2E	Floating-Point Load Log <sub>2</sub> e	3				X87		
FLDL2T	Floating-Point Load Log <sub>2</sub> 10	3				X87		
FLDLG2	Floating-Point Load Log <sub>10</sub> 2	3				X87		
FLDLN2	Floating-Point Load Ln 2	3				X87		
FLDPI	Floating-Point Load Pi	3				X87		

Table D-2.	Instruction Groups and CPUID Feature Flag	IS
Table D-2.	instruction Groups and GPOID reature riag	12

1. Columns indicate the instruction groups. Entries indicate the CPUID feature flags(s) indicating support for that instruction. "Base" indicates that no feature flag exists and all processors support this instruction.

2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number and type of operands.

3. MONITOR/MWAIT can execute at privilege level >0 if enabled. See instruction description.

Instruction			Instruction Group and CPUID Feature Flag(s) <sup>1</sup>				
Mnemonic	Description	CPL	General- Purpose	SSE	64-Bit Media	x87	System
FLDZ	Floating-Point Load +0.0	3				X87	
FMUL	Floating-Point Multiply	3				X87	
FMULP	Floating-Point Multiply and Pop	3				X87	
FNCLEX	Floating-Point No-Wait Clear Flags	3				X87	
FNINIT	Floating-Point No-Wait Initialize	3				X87	
FNOP	Floating-Point No Operation	3				X87	
FNSAVE	Save No-Wait x87 and MMX State	3			X87	X87	
FNSTCW	Floating-Point No-Wait Store x87 Control Word	3				X87	
FNSTENV	Floating-Point No-Wait Store x87 Environment	3				X87	
FNSTSW	Floating-Point No-Wait Store x87 Status Word	3				X87	
FPATAN	Floating-Point Partial Arctangent	3				X87	
FPREM	Floating-Point Partial Remainder	3				X87	
FPREM1	Floating-Point Partial Remainder	3				X87	
FPTAN	Floating-Point Partial Tangent	3				X87	
FRNDINT	Floating-Point Round to Integer	3				X87	
FRSTOR	Restore x87 and MMX State	3			X87	X87	
FSAVE	Save x87 and MMX State	3			X87	X87	
FSCALE	Floating-Point Scale	3				X87	
FSIN	Floating-Point Sine	3				X87	
FSINCOS	Floating-Point Sine and Cosine	3				X87	

#### Table D-2. Instruction Groups and CPUID Feature Flags

Notes:

1. Columns indicate the instruction groups. Entries indicate the CPUID feature flags(s) indicating support for that instruction. "Base" indicates that no feature flag exists and all processors support this instruction.

2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number and type of operands.

3. MONITOR/MWAIT can execute at privilege level >0 if enabled. See instruction description.

Instruction			Instruction Group					
			and CPUID Feature Flag(s) <sup>1</sup>					
Mnemonic	Description	CPL	General- Purpose	SSE	64-Bit Media	x87	System	
FSQRT	Floating-Point Square Root	3				X87		
FST	Floating-Point Store Stack Top	3				X87		
FSTCW	Floating-Point Store x87 Control Word	3				X87		
FSTENV	Floating-Point Store x87 Environment	3				X87		
FSTP	Floating-Point Store Stack Top and Pop	3				X87		
FSTSW	Floating-Point Store x87 Status Word	3				X87		
FSUB	Floating-Point Subtract	3				X87		
FSUBP	Floating-Point Subtract and Pop	3				X87		
FSUBR	Floating-Point Subtract Reverse	3				X87		
FSUBRP	Floating-Point Subtract Reverse and Pop	3				X87		
FTST	Floating-Point Test with Zero	3				X87		
FUCOM	Floating-Point Unordered Compare	3				X87		
FUCOMI	Floating-Point Unordered Compare and Set Flags	3				X87		
FUCOMIP	Floating-Point Unordered Compare and Set Flags and Pop	3				X87		
FUCOMP	Floating-Point Unordered Compare and Pop	3				X87		
FUCOMPP	Floating-Point Unordered Compare and Pop Twice	3				X87		
FWAIT	Wait for x87 Floating-Point Exceptions	3				X87		
FXAM	Floating-Point Examine	3				X87		
FXCH	Floating-Point Exchange	3				X87		

Table D-2.	Instruction Groups and CPUID Feature Flags
------------	--

1. Columns indicate the instruction groups. Entries indicate the CPUID feature flags(s) indicating support for that instruction. "Base" indicates that no feature flag exists and all processors support this instruction.

2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number and type of operands.

3. MONITOR/MWAIT can execute at privilege level >0 if enabled. See instruction description.

Instructionand CPUID FeatureMnemonicDescriptionCPLGeneral- PurposeSSE64-Bit MediaFXRSTORRestore XMM, MMX, and x87 State3FXSRFXSRFXSAVESave XMM, MMX, and x87 State3FXSRFXSRFXSAVESave XMM, MMX, and x87 State3FXSRFXSRFXTRACTFloating-Point Extract Exponent and Significand3FYL2XFloating-Point y * log2x3FYL2XP1Floating-Point y * log2x +1)3HADDPDHorizontal Add Packed Double3SSE3HLTHalt0HSUBPDHorizontal Subtract Packed Double3SSE3	e Flag(s) <sup>1</sup> x87	
MnemonicDescriptionCPLPurposeSSEMediaFXRSTORRestore XMM, MMX, and x87 State3FXSRFXSRFXSRFXSAVESave XMM, MMX, and x87 State3Save XMM, Save XMM, MMX, and x87 State3FXSRFXSRFXTRACTFloating-Point Extract 	x87	
FXRSTORx87 State3FXSRFXSRFXSAVESave XMM, MMX, and x87 State3FXSRFXSRFXTRACTFloating-Point Extract Exponent and Significand3FXSRFXSRFYL2XFloating-Point y * log2x3		System
FXSAVEState3FXSRFXSRState3311FXTRACTFloating-Point Extract Exponent and Significand31FYL2XFloating-Point y * log2x31FYL2XP1Floating-Point y * log2(x +1)31HADDPDHorizontal Add Packed Double3SSE3HADDPSHorizontal Add Packed Single3SSE3HLTHalt01HSUBPDHorizontal Subtract Packed 33SSE3	FXSR	
FXTRACT       Exponent and Significand       3       3         FYL2X       Floating-Point y * log <sub>2</sub> x       3          FYL2XP1       Floating-Point y * log <sub>2</sub> (x + 1)       3          HADDPD       Horizontal Add Packed Double       3       SSE3         HADDPS       Horizontal Add Packed Single       3       SSE3         HLT       Halt       0	FXSR	
FYL2XP1     Floating-Point y * log <sub>2</sub> (x +1)     3       HADDPD     Horizontal Add Packed Double     3     SSE3       HADDPS     Horizontal Add Packed Single     3     SSE3       HLT     Halt     0     Image: Constraint of the second	X87	
FYL2XP1     y * log <sub>2</sub> (x +1)     3       HADDPD     Horizontal Add Packed Double     3     SSE3       HADDPS     Horizontal Add Packed Single     3     SSE3       HLT     Halt     0     Image: Constant Subtract Packed Bingle     3	X87	
HADDPD     Double     3     SSE3       HADDPS     Horizontal Add Packed Single     3     SSE3       HLT     Halt     0     Image: Constant Subtract Packed and const	X87	
HADDPS     Single     3     SSE3       HLT     Halt     0		
HSUBPD Horizontal Subtract Packed 3 SSE3		
IHSUBPD I SEA ISSEA		Base
HSUBPS Horizontal Subtract Packed 3 SSE3		
IDIV Signed Divide 3 Base		
IMUL Signed Multiply 3 Base		
IN Input from Port 3 Base		
INC Increment by 1 3 Base		
INS Input String 3 Base		
INSB Input String Byte 3 Base		
INSD Input String Doubleword 3 Base		
INSERTPS Insert Packed Single- Precision Floating-Point 3 SSE41		
INSERTQ Insert Field 3 SSE4A	1	
INSW Input String Word 3 Base	1	
INT Interrupt to Vector 3 Base	1	1
INT 3 Interrupt to Debug Vector 3	1	Base
INTO Interrupt to Overflow 3 Base	1	1
INVD Invalidate Caches 0		

1. Columns indicate the instruction groups. Entries indicate the CPUID feature flags(s) indicating support for that instruction. "Base" indicates that no feature flag exists and all processors support this instruction.

2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number and type of operands.

3. MONITOR/MWAIT can execute at privilege level >0 if enabled. See instruction description.

Instruction			Instruction Group and CPUID Feature Flag(s) <sup>1</sup>					
Mnemonic	Description	CPL	General- Purpose	SSE	64-Bit Media	x87	System	
INVLPG	Invalidate TLB Entry	0					Base	
INVLPGA	Invalidate TLB Entry in a Specified ASID	0					SVM	
IRET	Interrupt Return Word	3					Base	
IRETD	Interrupt Return Doubleword	3					Base	
IRETQ	Interrupt Return Quadword	3					LM	
Jcc	Jump Condition	3	Base					
JCXZ	Jump if CX Zero	3	Base					
JECXZ	Jump if ECX Zero	3	Base					
JMP	Jump	3	Base					
JRCXZ	Jump if RCX Zero	3	Base					
LAHF	Load Status Flags into AH Register	3	LahfSahf					
LAR	Load Access Rights Byte	3					Base	
LDDQU	Load Unaligned Double Quadword	3		SSE3				
LDMXCSR	Load MXCSR Control/Status Register	3		SSE				
LDS	Load DS Far Pointer	3	Base					
LEA	Load Effective Address	3	Base					
LEAVE	Delete Procedure Stack Frame	3	Base					
LES	Load ES Far Pointer	3	Base					
LFENCE	Load Fence	3	SSE2					
LFS	Load FS Far Pointer	3	Base					
LGDT	Load Global Descriptor Table Register	0					Base	
LGS	Load GS Far Pointer	3	Base					
LIDT	Load Interrupt Descriptor Table Register	0					Base	
LLDT	Load Local Descriptor Table Register	0					Base	
LMSW	Load Machine Status Word	0			1		Base	

## Table D-2. Instruction Groups and CPUID Feature Flags

#### Notes:

1. Columns indicate the instruction groups. Entries indicate the CPUID feature flags(s) indicating support for that instruction. "Base" indicates that no feature flag exists and all processors support this instruction.

2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number and type of operands.

3. MONITOR/MWAIT can execute at privilege level >0 if enabled. See instruction description.

Instruction			Instruction Group and CPUID Feature Flag(s) <sup>1</sup>					
Mnemonic	Description	CPL	General- Purpose	SSE	64-Bit Media	x87	System	
LODS	Load String	3	Base					
LODSB	Load String Byte	3	Base					
LODSD	Load String Doubleword	3	Base					
LODSQ	Load String Quadword	3	LM					
LODSW	Load String Word	3	Base					
LOOP	Loop	3	Base					
LOOPE	Loop if Equal	3	Base					
LOOPNE	Loop if Not Equal	3	Base					
LOOPNZ	Loop if Not Zero	3	Base					
LOOPZ	Loop if Zero	3	Base					
LSL	Load Segment Limit	3	Base					
LSS	Load SS Segment Register	3	Base					
LTR	Load Task Register	0					Base	
LZCNT	Count Leading Zeros	3	ABM					
MASKMOVDQU	Masked Move Double Quadword Unaligned	3		SSE2				
MASKMOVQ	Masked Move Quadword	3			SSE    MmxExt			
MAXPD	Maximum Packed Double- Precision Floating-Point	3		SSE2				
MAXPS	Maximum Packed Single- Precision Floating-Point	3		SSE				
MAXSD	Maximum Scalar Double- Precision Floating-Point	3		SSE2				
MAXSS	Maximum Scalar Single- Precision Floating-Point	3		SSE				
MFENCE	Memory Fence	3	SSE2					
MINPD	Minimum Packed Double- Precision Floating-Point	3		SSE2				
MINPS	Minimum Packed Single- Precision Floating-Point	3		SSE				
MINSD	Minimum Scalar Double- Precision Floating-Point	3		SSE2				

## Table D-2. Instruction Groups and CPUID Feature Flags

Notes:

1. Columns indicate the instruction groups. Entries indicate the CPUID feature flags(s) indicating support for that instruction. "Base" indicates that no feature flag exists and all processors support this instruction.

2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number and type of operands.

3. MONITOR/MWAIT can execute at privilege level >0 if enabled. See instruction description.

	Instruction Group and CPUID Feature Flag(s) <sup>1</sup>						
Mnemonic	Description	CPL	General- Purpose	SSE	64-Bit Media	x87	System
MINSS	Minimum Scalar Single- Precision Floating-Point	3	Fulpose	SSE	Media		
MONITOR	Setup Monitor Address <sup>3</sup>	0					MONITOR
MOV	Move	3	Base				
MOV CRn	Move to/from Control Registers	0					Base
MOV DRn	Move to/from Debug Registers	0					Base
MOVAPD	Move Aligned Packed Double-Precision Floating- Point	3		SSE2			
MOVAPS	Move Aligned Packed Single-Precision Floating- Point	3		SSE			
MOVBE	Move Big Endian	3	MOVBE				
MOVD	Move Doubleword or Quadword	3	MMX, SSE2	SSE2	MMX		
MOVDDUP	Move Double-Precision and Duplicate	3		SSE3			
MOVDQ2Q	Move Quadword to Quadword	3		SSE2	SSE2		
MOVDQA	Move Aligned Double Quadword	3		SSE2			
MOVDQU	Move Unaligned Double Quadword	3		SSE2			
MOVHLPS	Move Packed Single- Precision Floating-Point High to Low	3		SSE			
MOVHPD	Move High Packed Double-Precision Floating- Point	3		SSE2			
MOVHPS	Move High Packed Single- Precision Floating-Point	3		SSE			

Notes:

1. Columns indicate the instruction groups. Entries indicate the CPUID feature flags(s) indicating support for that instruction. "Base" indicates that no feature flag exists and all processors support this instruction.

2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number and type of operands.

3. MONITOR/MWAIT can execute at privilege level >0 if enabled. See instruction description.

Instruction			Instruction Group and CPUID Feature Flag(s) <sup>1</sup>					
Mnemonic	Description	CPL	General- Purpose	SSE	64-Bit Media	x87	System	
MOVLHPS	Move Packed Single- Precision Floating-Point Low to High	3		SSE				
MOVLPD	Move Low Packed Double- Precision Floating-Point	3		SSE2				
MOVLPS	Move Low Packed Single- Precision Floating-Point	3		SSE				
MOVMSKPD	Extract Packed Double- Precision Floating-Point Sign Mask	3	SSE2	SSE2				
MOVMSKPS	Extract Packed Single- Precision Floating-Point Sign Mask	3	SSE	SSE				
MOVNTDQ	Move Non-Temporal Double Quadword	3		SSE2				
MOVNTDQA	Move Non-Temporal Double Quadword Aligned	3		SSE41				
MOVNTI	Move Non-Temporal Doubleword or Quadword	3	SSE2					
MOVNTPD	Move Non-Temporal Packed Double-Precision Floating-Point	3		SSE2				
MOVNTPS	Move Non-Temporal Packed Single-Precision Floating-Point	3		SSE				
MOVNTSD	Move Non-Temporal Scalar Double-Precision Floating- Point	3		SSE4A				
MOVNTSS	Move Non-Temporal Scalar Single-Precision Floating- Point	3		SSE4A				
MOVNTQ	Move Non-Temporal Quadword	3			SSE    MmxExt			
MOVQ	Move Quadword	3		SSE2	MMX			

Notes:

1. Columns indicate the instruction groups. Entries indicate the CPUID feature flags(s) indicating support for that instruction. "Base" indicates that no feature flag exists and all processors support this instruction.

2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number and type of operands.

3. MONITOR/MWAIT can execute at privilege level >0 if enabled. See instruction description.

	Instruction Group and CPUID Feature Flag(s) <sup>1</sup>						
Mnemonic	Description	CPL	General- Purpose	SSE	64-Bit Media	x87	System
MOVQ2DQ	Move Quadword to Quadword	3		SSE2	SSE2		
MOVS	Move String	3	Base				
MOVSB	Move String Byte	3	Base				
MOVSD	Move String Doubleword	3	Base <sup>2</sup>				
MOVSD	Move Scalar Double- Precision Floating-Point	3		SSE2 <sup>2</sup>			
MOVSHDUP	Move Single-Precision High and Duplicate	3		SSE3			
MOVSLDUP	Move Single-Precision Low and Duplicate	3		SSE3			
MOVSQ	Move String Quadword	3	LM				
MOVSS	Move Scalar Single- Precision Floating-Point	3		SSE			
MOVSW	Move String Word	3	Base				
MOVSX	Move with Sign-Extend	3	Base				
MOVSXD	Move with Sign-Extend Doubleword	3	LM				
MOVUPD	Move Unaligned Packed Double-Precision Floating- Point	3		SSE2			
MOVUPS	Move Unaligned Packed Single-Precision Floating- Point	3		SSE			
MOVZX	Move with Zero-Extend	3	Base				
MPSADBW	Multiple Sum of Absolute Differences	3		SSE41			
MUL	Multiply Unsigned	3	Base				
MULPD	Multiply Packed Double- Precision Floating-Point	3		SSE2			
MULPS	Multiply Packed Single- Precision Floating-Point	3		SSE			
MULSD	Multiply Scalar Double- Precision Floating-Point	3		SSE2			

Table D-2.	Instruction Groups and CPUID Feature Flag	IS
Table D-2.	instruction Groups and GPOID reature riag	12

1. Columns indicate the instruction groups. Entries indicate the CPUID feature flags(s) indicating support for that instruction. "Base" indicates that no feature flag exists and all processors support this instruction.

2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number and type of operands.

3. MONITOR/MWAIT can execute at privilege level >0 if enabled. See instruction description.

Instruction			Instruction Group and CPUID Feature Flag(s) <sup>1</sup>					
Mnemonic	Description	CPL	General- Purpose	SSE	64-Bit Media	x87	System	
MULSS	Multiply Scalar Single- Precision Floating-Point	3		SSE				
MULX	Multiply Unsigned	3	BMI2					
MWAIT	Monitor Wait <sup>3</sup>	0					MONITOR	
NEG	Two's Complement Negation	3	Base					
NOP	No Operation	3	Base					
NOT	One's Complement Negation	3	Base					
OR	Logical OR	3	Base					
ORPD	Logical Bitwise OR Packed Double-Precision Floating- Point	3		SSE2				
ORPS	Logical Bitwise OR Packed Single-Precision Floating- Point	3		SSE				
OUT	Output to Port	3	Base					
OUTS	Output String	3	Base					
OUTSB	Output String Byte	3	Base					
OUTSD	Output String Doubleword	3	Base					
OUTSW	Output String Word	3	Base					
PABSB	Packed Absolute Value Signed Byte	3		SSSE3				
PABSD	Packed Absolute Value Signed Doubleword	3		SSSE3				
PABSW	Packed Absolute Value Signed Word	3		SSSE3				
PACKSSDW	Pack with Saturation Signed Doubleword to Word	3		SSE2	ММХ			
PACKSSWB	Pack with Saturation Signed Word to Byte	3		SSE2	MMX			

Notes:

1. Columns indicate the instruction groups. Entries indicate the CPUID feature flags(s) indicating support for that instruction. "Base" indicates that no feature flag exists and all processors support this instruction.

2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number and type of operands.

3. MONITOR/MWAIT can execute at privilege level >0 if enabled. See instruction description.

	Instruction Group and CPUID Feature Flag(s) <sup>1</sup>						
Mnemonic	Description	CPL	General- Purpose	SSE	64-Bit Media	x87	System
PACKUSDW	Pack with Unsigned Saturation Doubleword to Word	3		SSE41			
PACKUSWB	Pack with Saturation Signed Word to Unsigned Byte	3		SSE2	ММХ		
PADDB	Packed Add Bytes	3		SSE2	MMX		
PADDD	Packed Add Doublewords	3		SSE2	MMX		
PADDQ	Packed Add Quadwords	3		SSE2	SSE2		
PADDSB	Packed Add Signed with Saturation Bytes	3		SSE2	MMX		
PADDSW	Packed Add Signed with Saturation Words	3		SSE2	MMX		
PADDUSB	Packed Add Unsigned with Saturation Bytes	3		SSE2	MMX		
PADDUSW	Packed Add Unsigned with Saturation Words	3		SSE2	MMX		
PADDW	Packed Add Words	3		SSE2	MMX		
PALIGNR	Packed Align Right	3		SSSE3			
PAND	Packed Logical Bitwise AND	3		SSE2	MMX		
PANDN	Packed Logical Bitwise AND NOT	3		SSE2	MMX		
PAUSE	Pause	3	BASE				
PAVGB	Packed Average Unsigned Bytes	3		SSE2	SSE    MmxExt		
PAVGUSB	Packed Average Unsigned Bytes	3			3DNow		
PAVGW	Packed Average Unsigned Words	3		SSE2	SSE    MmxExt		
PBLENDVB	Variable Blend Packed Bytes	3		SSE41			
PBLENDW	Blend Packed Words	3		SSE41			
PCLMULQDQ	Carry-less Multiply Quadwords	3		CLMUL			

1. Columns indicate the instruction groups. Entries indicate the CPUID feature flags(s) indicating support for that instruction. "Base" indicates that no feature flag exists and all processors support this instruction.

2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number and type of operands.

3. MONITOR/MWAIT can execute at privilege level >0 if enabled. See instruction description.

Instruction			Instruction Group and CPUID Feature Flag(s) <sup>1</sup>					
Mnemonic	Description	CPL	General- Purpose	SSE	64-Bit Media	x87	System	
PCMPEQB	Packed Compare Equal Bytes	3		SSE2	MMX			
PCMPEQD	Packed Compare Equal Doublewords	3		SSE2	MMX			
PCMPEQQ	Packed Compare Equal Quadwords	3		SSE41				
PCMPEQW	Packed Compare Equal Words	3		SSE2	MMX			
PCMPESTRI	Packed Compare Explicit Length Strings Return Index	3		SSE42				
PCMPESTRM	Packed Compare Explicit Length Strings Return Mask	3		SSE42				
PCMPGTB	Packed Compare Greater Than Signed Bytes	3		SSE2	MMX			
PCMPGTD	Packed Compare Greater Than Signed Doublewords	3		SSE2	MMX			
PCMPGTQ	Packed Compare Greater Than Signed Quadwords	3		SSE42				
PCMPGTW	Packed Compare Greater Than Signed Words	3		SSE2	MMX			
PCMPISTRI	Packed Compare Implicit Length Strings Return Index	3		SSE42				
PCMPISTRM	Packed Compare Implicit Length Strings Return Mask	3		SSE42				
PDEP	Parallel Deposit Bits	3	BMI2					
PEXT	Parallel Extract Bits	3	BMI2					
PEXTRB	Extract Packed Byte	3		SSE41				
PEXTRD	Extract Packed Doubleword	3		SSE41				
PEXTRQ	Extract Packed Quadword	3		SSE41				

1. Columns indicate the instruction groups. Entries indicate the CPUID feature flags(s) indicating support for that instruction. "Base" indicates that no feature flag exists and all processors support this instruction.

2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number and type of operands.

3. MONITOR/MWAIT can execute at privilege level >0 if enabled. See instruction description.

Instruction			Instruction Group and CPUID Feature Flag(s) <sup>1</sup>						
PEXTRW	Packed Extract Word	3		SSE41    SSE2	SSE    MmxExt				
PF2ID	Packed Floating-Point to Integer Doubleword Conversion	3			3DNow				
PF2IW	Packed Floating-Point to Integer Word Conversion	3			3DNo! Extensions				
PFACC	Packed Floating-Point Accumulate	3			3DNow				
PFADD	Packed Floating-Point Add	3			3DNow				
PFCMPEQ	Packed Floating-Point Compare Equal	3			3DNow				
PFCMPGE	Packed Floating-Point Compare Greater or Equal	3			3DNow				
PFCMPGT	Packed Floating-Point Compare Greater Than	3			3DNow				
PFMAX	Packed Floating-Point Maximum	3			3DNow				
PFMIN	Packed Floating-Point Minimum	3			3DNow				
PFMUL	Packed Floating-Point Multiply	3			3DNow				
PFNACC	Packed Floating-Point Negative Accumulate	3			3DNowExt				
PFPNACC	Packed Floating-Point Positive-Negative Accumulate	3			3DNowExt				
PFRCP	Packed Floating-Point Reciprocal Approximation	3			3DNow				
PFRCPIT1	Packed Floating-Point Reciprocal, Iteration 1	3			3DNow				
PFRCPIT2	Packed Floating-Point Reciprocal or Reciprocal Square Root, Iteration 2	3			3DNow				

1. Columns indicate the instruction groups. Entries indicate the CPUID feature flags(s) indicating support for that instruction. "Base" indicates that no feature flag exists and all processors support this instruction.

2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number and type of operands.

3. MONITOR/MWAIT can execute at privilege level >0 if enabled. See instruction description.

Instruction			Instruction Group						
			and CPUID Feature Flag(s) <sup>1</sup>						
Mnemonic	Description	CPL	General- Purpose	SSE	64-Bit Media	x87	System		
PFRSQIT1	Packed Floating-Point Reciprocal Square Root, Iteration 1	3			3DNow				
PFRSQRT	Packed Floating-Point Reciprocal Square Root Approximation	3			3DNow				
PFSUB	Packed Floating-Point Subtract	3			3DNow				
PFSUBR	Packed Floating-Point Subtract Reverse	3			3DNow				
PHADDD	Packed Horizontal Add Doubleword	3		SSSE3					
PHADDSW	Packed Horizontal Add with Saturation Word	3		SSSE3					
PHADDW	Packed Horizontal Add Word	3		SSSE3					
PHMINPOSUW	Horizontal Minimum and Position	3		SSE41					
PHSUBD	Packed Horizontal Subtract Doubleword	3		SSSE3					
PHSUBSW	Packed Horizontal Subtract with Saturation Word	3		SSSE3					
PHSUBW	Packed Horizontal Subtract Word	3		SSSE3					
PI2FD	Packed Integer to Floating- Point Doubleword Conversion	3			3DNow				
PI2FW	Packed Integer To Floating-Point Word Conversion	3			3DNowExt				
PINSRB	Packed Insert Byte	3		SSE41					
PINSRD	Packed Insert Doubleword	3		SSE41					
PINSRQ	Packed Insert Quadword	3		SSE41					
PINSRW	Packed Insert Word	3		SSE2	SSE    MmxExt				

1. Columns indicate the instruction groups. Entries indicate the CPUID feature flags(s) indicating support for that instruction. "Base" indicates that no feature flag exists and all processors support this instruction.

2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number and type of operands.

3. MONITOR/MWAIT can execute at privilege level >0 if enabled. See instruction description.

-

	Instruction		Instruction Group and CPUID Feature Flag(s) <sup>1</sup>					
Mnemonic	Description	CPL	General- Purpose	SSE	64-Bit Media	x87	System	
PMADDUBSW	Packed Multiply and Add Unsigned Byte to Signed Word,	3		SSSE3				
PMADDWD	Packed Multiply Words and Add Doublewords	3		SSE2	MMX			
PMAXSB	Packed Maximum Signed Bytes	3		SSE41				
PMAXSD	Packed Maximum Signed Doublewords	3		SSE41				
PMAXSW	Packed Maximum Signed Words	3		SSE2	SSE    MmxExt			
PMAXUB	Packed Maximum Unsigned Bytes	3		SSE2	SSE    MmxExt			
PMAXUD	Packed Maximum Unsigned Doublewords	3		SSE41				
PMAXUW	Packed Maximum Unsigned Words	3		SSE41				
PMINSB	Packed Minimum Signed Bytes	3		SSE41				
PMINSD	Packed Minimum Signed Doublewords	3		SSE41				
PMINSW	Packed Minimum Signed Words	3		SSE2	SSE    MmxExt			
PMINUB	Packed Minimum Unsigned Bytes	3		SSE2	SSE    MmxExt			
PMINUD	Packed Minimum Unsigned Doublewords	3		SSE41				
PMINUW	Packed Minimum Unsigned Words	3		SSE41				
PMOVMSKB	Packed Move Mask Byte	3		SSE2	SSE    MmxExt			
PMOVSXBD	Packed Move with Sign- Extension Byte to Doubleword	3		SSE41				

Table D-2.	Instruction Grou	ps and CPUID	Feature Flags
------------	------------------	--------------	---------------

Notes:

1. Columns indicate the instruction groups. Entries indicate the CPUID feature flags(s) indicating support for that instruction. "Base" indicates that no feature flag exists and all processors support this instruction.

2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number and type of operands.

3. MONITOR/MWAIT can execute at privilege level >0 if enabled. See instruction description.

Instruction			Instruction Group and CPUID Feature Flag(s) <sup>1</sup>				
Mnemonic	Description	CPL	General- Purpose	SSE	64-Bit Media	x87	System
PMOVSXBQ	Packed Move with Sign Extension Byte to Quadword	3		SSE41			
PMOVSXBW	Packed Move with Sign Extension Byte to Word	3		SSE41			
PMOVSXDQ	Packed Move with Sign- Extension Doubleword to Quadword	3		SSE41			
PMOVSXWD	Packed Move with Sign- Extension Word to Doubleword	3		SSE41			
PMOVSXWQ	Packed Move with Sign- Extension Word to Quadword	3		SSE41			
PMOVZXBD	Packed Move with Zero- Extension Byte to Doubleword	3		SSE41			
PMOVZXBQ	Packed Move Byte to Quadword with Zero- Extension	3		SSE41			
PMOVZXBW	Packed Move Byte to Word with Zero-Extension	3		SSE41			
PMOVZXDQ	Packed Move with Zero- Extension Doubleword to Quadword	3		SSE41			
PMOVZXWD	Packed Move Word to Doubleword with Zero- Extension	3		SSE41			
PMOVZXWQ	Packed Move with Zero- Extension Word to Quadword	3		SSE41			
PMULDQ	Packed Multiply Signed Doubleword to Quadword	3		SSE41			
PMULHRSW	Packed Multiply High with Round and Scale Words	3		SSSE3			

1. Columns indicate the instruction groups. Entries indicate the CPUID feature flags(s) indicating support for that instruction. "Base" indicates that no feature flag exists and all processors support this instruction.

2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number and type of operands.

3. MONITOR/MWAIT can execute at privilege level >0 if enabled. See instruction description.

	Instruction			Instruction Group and CPUID Feature Flag(s) <sup>1</sup>					
Mnemonic	Description	CPL	General- Purpose	SSE	64-Bit Media	x87	System		
PMULHRW	Packed Multiply High Rounded Word	3			3DNow				
PMULHUW	Packed Multiply High Unsigned Word	3		SSE2	SSE    MmxExt				
PMULHW	Packed Multiply High Signed Word	3		SSE2	MMX				
PMULLD	Packed Multiply and Store Low Signed Doubleword	3		SSE41					
PMULLW	Packed Multiply Low Signed Word	3		SSE2	MMX				
PMULUDQ	Packed Multiply Unsigned Doubleword and Store Quadword	3		SSE2	SSE2				
POP	Pop Stack	3	Base						
POPA	Pop All to GPR Words	3	Base						
POPAD	Pop All to GPR Doublewords	3	Base						
POPCNT	Bit Population Count	3	Base						
POPF	Pop to FLAGS Word	3	Base						
POPFD	Pop to EFLAGS Doubleword	3	Base						
POPFQ	Pop to RFLAGS Quadword	3	LM						
POR	Packed Logical Bitwise OR	3		SSE2	MMX				
PREFETCH	Prefetch L1 Data-Cache Line	3	3DNow    3DNowPre- fetch    LM						
PREFETCH/evel	Prefetch Data to Cache Level <i>level</i>	3	SSE    MmxExt						
PREFETCHW	Prefetch L1 Data-Cache Line for Write	3	3DNow    3DNowPre- fetch    LM						
PSADBW	Packed Sum of Absolute Differences of Bytes into a Word	3		SSE2	SSE    MmxExt				
PSHUFB	Packed Shuffle Byte	3		SSSE3					

1. Columns indicate the instruction groups. Entries indicate the CPUID feature flags(s) indicating support for that instruction. "Base" indicates that no feature flag exists and all processors support this instruction.

2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number and type of operands.

3. MONITOR/MWAIT can execute at privilege level >0 if enabled. See instruction description.

Instruction			Instruction Group					
		-	and CPUID Feature Flag(s) <sup>1</sup>					
Mnemonic	Description	CPL	General- Purpose	SSE	64-Bit Media	x87	System	
PSHUFD	Packed Shuffle Doublewords	3		SSE2				
PSHUFHW	Packed Shuffle High Words	3		SSE2				
PSHUFLW	Packed Shuffle Low Words	3		SSE2				
PSHUFW	Packed Shuffle Words	3			SSE    MmxExt			
PSIGNB	Packed Sign Byte	3		SSSE3				
PSIGND	Packed Sign Doubleword	3		SSSE3				
PSIGNW	Packed Sign Word	3		SSSE3				
PSLLD	Packed Shift Left Logical Doublewords	3		SSE2	MMX			
PSLLDQ	Packed Shift Left Logical Double Quadword	3		SSE2				
PSLLQ	Packed Shift Left Logical Quadwords	3		SSE2	MMX			
PSLLW	Packed Shift Left Logical Words	3		SSE2	MMX			
PSRAD	Packed Shift Right Arithmetic Doublewords	3		SSE2	MMX			
PSRAW	Packed Shift Right Arithmetic Words	3		SSE2	MMX			
PSRLD	Packed Shift Right Logical Doublewords	3		SSE2	MMX			
PSRLDQ	Packed Shift Right Logical Double Quadword	3		SSE2				
PSRLQ	Packed Shift Right Logical Quadwords	3		SSE2	MMX			
PSRLW	Packed Shift Right Logical Words	3		SSE2	MMX			
PSUBB	Packed Subtract Bytes	3		SSE2	MMX			
PSUBD	Packed Subtract Doublewords	3		SSE2	MMX			
PSUBQ	Packed Subtract Quadword	3		SSE2	SSE2			

Notes:

1. Columns indicate the instruction groups. Entries indicate the CPUID feature flags(s) indicating support for that instruction. "Base" indicates that no feature flag exists and all processors support this instruction.

2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number and type of operands.

3. MONITOR/MWAIT can execute at privilege level >0 if enabled. See instruction description.

	Instruction		Instruction Group and CPUID Feature Flag(s) <sup>1</sup>					
	listitiction							
Mnemonic	Description	CPL	General- Purpose	SSE	64-Bit Media	x87	System	
PSUBSB	Packed Subtract Signed With Saturation Bytes	3		SSE2	MMX			
PSUBSW	Packed Subtract Signed with Saturation Words	3		SSE2	MMX			
PSUBUSB	Packed Subtract Unsigned and Saturate Bytes	3		SSE2	MMX			
PSUBUSW	Packed Subtract Unsigned and Saturate Words	3		SSE2	MMX			
PSUBW	Packed Subtract Words	3		SSE2	MMX			
PSWAPD	Packed Swap Doubleword	3			3DNowExt			
PTEST	Packed Bit Test	3		SSE41				
PUNPCKHBW	Unpack and Interleave High Bytes	3		SSE2	MMX			
PUNPCKHDQ	Unpack and Interleave High Doublewords	3		SSE2	MMX			
PUNPCKHQDQ	Unpack and Interleave High Quadwords	3		SSE2				
PUNPCKHWD	Unpack and Interleave High Words	3		SSE2	MMX			
PUNPCKLBW	Unpack and Interleave Low Bytes	3		SSE2	MMX			
PUNPCKLDQ	Unpack and Interleave Low Doublewords	3		SSE2	MMX			
PUNPCKLQDQ	Unpack and Interleave Low Quadwords	3		SSE2				
PUNPCKLWD	Unpack and Interleave Low Words	3		SSE2	3DNow			
PUSH	Push onto Stack	3	Base					
PUSHA	Push All GPR Words onto Stack	3	Base					
PUSHAD	Push All GPR Doublewords onto Stack	3	Base					
PUSHF	Push EFLAGS Word onto Stack	3	Base					

Notes:

1. Columns indicate the instruction groups. Entries indicate the CPUID feature flags(s) indicating support for that instruction. "Base" indicates that no feature flag exists and all processors support this instruction.

2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number and type of operands.

3. MONITOR/MWAIT can execute at privilege level >0 if enabled. See instruction description.

-

Instruction			Instruction Group and CPUID Feature Flag(s) <sup>1</sup>				
Mnemonic	Description	CPL	General- Purpose	SSE	64-Bit Media	x87	System
PUSHFD	Push EFLAGS Doubleword onto Stack	3	Base				
PUSHFQ	Push RFLAGS Quadword onto Stack	3	LM				
PXOR	Packed Logical Bitwise Exclusive OR	3		SSE2	MMX		
RCL	Rotate Through Carry Left	3	Base				
RCPPS	Reciprocal Packed Single- Precision Floating-Point	3		SSE			
RCPSS	Reciprocal Scalar Single- Precision Floating-Point	3		SSE			
RCR	Rotate Through Carry Right	3	Base				
RDFSBASE	Read FS.base	3					FSGSBASE
RDGSBASE	Read GS.base	3					FSGSBASE
RDMSR	Read Model-Specific Register	0					MSR
RDPMC	Read Performance- Monitoring Counter	3					Base
RDTSC	Read Time-Stamp Counter	3					TSC
RDTSCP	Read Time-Stamp Counter and Processor ID	3					TSC    RDTSCP
RET	Return from Call	3	Base				
ROL	Rotate Left	3	Base				
ROR	Rotate Right	3	Base				
RORX	Rotate Right Extended	3	BMI2				
ROUNDPD	Round Packed Double- Precision Floating-Point	3		SSE41			
ROUNDPS	Round Packed Single- Precision Floating-Point	3		SSE41			
ROUNDSD	Round Scalar Double- Precision Floating-Point	3		SSE41			
ROUNDSS	Round Scalar Single- Precision Floating-Point	3		SSE41			

Table D-2.	Instruction Groups and CPUID Feature Flags
------------	--

Notes:

1. Columns indicate the instruction groups. Entries indicate the CPUID feature flags(s) indicating support for that instruction. "Base" indicates that no feature flag exists and all processors support this instruction.

2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number and type of operands.

3. MONITOR/MWAIT can execute at privilege level >0 if enabled. See instruction description.

-

	Instruction		Instruction Group and CPUID Feature Flag(s) <sup>1</sup>					
Mnemonic	Description	CPL	General- Purpose	SSE	64-Bit Media	x87	System	
RSM	Resume from System Management Mode	3					Base	
RSQRTPS	Reciprocal Square Root Packed Single-Precision Floating-Point	3		SSE				
RSQRTSS	Reciprocal Square Root Scalar Single-Precision Floating-Point	3		SSE				
SAHF	Store AH into Flags	3	LahfSahf					
SAL	Shift Arithmetic Left	3	Base					
SAR	Shift Arithmetic Right	3	Base					
SARX	Shift Right Arithmetic Extended	3	BMI2					
SBB	Subtract with Borrow	3	Base					
SCAS	Scan String	3	Base					
SCASB	Scan String as Bytes	3	Base					
SCASD	Scan String as Doubleword	3	Base					
SCASQ	Scan String as Quadword	3	LM					
SCASW	Scan String as Words	3	Base					
SETcc	Set Byte if Condition	3	Base					
SFENCE	Store Fence	3	SSE    MmxExt					
SGDT	Store Global Descriptor Table Register	3					Base	
SHL	Shift Left	3	Base					
SHLD	Shift Left Double	3	Base					
SHLX	Shift Left Logical Extended	3	BMI2					
SHR	Shift Right	3	Base					
SHRD	Shift Right Double	3	Base					
SHRX	Shift Right Logical Extended	3	BMI2					
SHUFPD	Shuffle Packed Double- Precision Floating-Point	3		SSE2				

Notes:

1. Columns indicate the instruction groups. Entries indicate the CPUID feature flags(s) indicating support for that instruction. "Base" indicates that no feature flag exists and all processors support this instruction.

2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number and type of operands.

3. MONITOR/MWAIT can execute at privilege level >0 if enabled. See instruction description.

Instruction			Instruction Group and CPUID Feature Flag(s) <sup>1</sup>					
Mnemonic	Description	CPL	General- Purpose	SSE	64-Bit Media	x87	System	
SHUFPS	Shuffle Packed Single- Precision Floating-Point	3		SSE				
SIDT	Store Interrupt Descriptor Table Register	3					Base	
SKINIT	Secure Init and Jump with Attestation	0					SKINIT	
SLDT	Store Local Descriptor Table Register	3					Base	
SMSW	Store Machine Status Word	3					Base	
SQRTPD	Square Root Packed Double-Precision Floating- Point	3		SSE2				
SQRTPS	Square Root Packed Single-Precision Floating- Point	3		SSE				
SQRTSD	Square Root Scalar Double-Precision Floating- Point	3		SSE2				
SQRTSS	Square Root Scalar Single- Precision Floating-Point	3		SSE				
STC	Set Carry Flag	3	Base					
STD	Set Direction Flag	3	Base					
STGI	Set Global Interrupt Flag	0					SKINIT	
STI	Set Interrupt Flag	3					Base	
STMXCSR	Store MXCSR Control/Status Register	3		SSE				
STOS	Store String	3	Base					
STOSB	Store String Bytes	3	Base					
STOSD	Store String Doublewords	3	Base					
STOSQ	Store String Quadwords	3	LM					
STOSW	Store String Words	3	Base					
STR	Store Task Register	3					Base	
SUB	Subtract	3	Base					

Notes:

1. Columns indicate the instruction groups. Entries indicate the CPUID feature flags(s) indicating support for that instruction. "Base" indicates that no feature flag exists and all processors support this instruction.

2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number and type of operands.

3. MONITOR/MWAIT can execute at privilege level >0 if enabled. See instruction description.

Instruction			Instruction Group and CPUID Feature Flag(s) <sup>1</sup>					
Mnemonic	Description	CPL	General- Purpose	SSE	64-Bit Media	x87	System	
SUBPD	Subtract Packed Double- Precision Floating-Point	3		SSE2				
SUBPS	Subtract Packed Single- Precision Floating-Point	3		SSE				
SUBSD	Subtract Scalar Double- Precision Floating-Point	3		SSE2				
SUBSS	Subtract Scalar Single- Precision Floating-Point	3		SSE				
SWAPGS	Swap GS Register with KernelGSbase MSR	0					LM	
SYSCALL	Fast System Call	3					SYSCALL, SYSRET	
SYSENTER	System Call	3					SYS- ENTER, SYSEXIT	
SYSEXIT	System Return	0					SYS- ENTER, SYSEXIT	
SYSRET	Fast System Return	0					SYSCALL, SYSRET	
T1MSKC	Inverse Mask From Trailing Ones	3	TBM					
TEST	Test Bits	3	Base					
TZCNT	Count Trailing Zeros	3	BMI1					
TZMSK	Mask From Trailing Zeros	3	TBM					
UCOMISD	Unordered Compare Scalar Double-Precision Floating-Point	3		SSE2				
UCOMISS	Unordered Compare Scalar Single-Precision Floating-Point	3		SSE				
UD2	Undefined Operation	3					Base	
UNPCKHPD	Unpack High Double- Precision Floating-Point	3		SSE2				

1. Columns indicate the instruction groups. Entries indicate the CPUID feature flags(s) indicating support for that instruction. "Base" indicates that no feature flag exists and all processors support this instruction.

2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number and type of operands.

3. MONITOR/MWAIT can execute at privilege level >0 if enabled. See instruction description.

Instruction			Instruction Group and CPUID Feature Flag(s) <sup>1</sup>					
Mnemonic	Description	CPL	General- Purpose	SSE	64-Bit Media	x87	System	
UNPCKHPS	Unpack High Single- Precision Floating-Point	3		SSE				
UNPCKLPD	Unpack Low Double- Precision Floating-Point	3		SSE2				
UNPCKLPS	Unpack Low Single- Precision Floating-Point	3		SSE				
VADDPD	Add Packed Double- Precision Floating-Point	3		AVX				
VADDPS	Add Packed Single- Precision Floating-Point	3		AVX				
VADDSD	Add Scalar Double- Precision Floating-Point	3		AVX				
VADDSS	Add Scalar Single- Precision Floating-Point	3		AVX				
VADDSUBPD	Add and Subtract Double- Precision	3		AVX				
VADDSUBPS	Add and Subtract Single- Precision	3		AVX				
VAESDEC	AES Decryption Round	3		AVX				
VAESDECLAST	AES Last Decryption Round	3		AVX				
VAESENC	AES Encryption Round	3		AVX				
VAESENCLAST	AES Last Encryption Round	3		AVX				
VAESIMC	AES InvMixColumn Transformation	3		AVX				
VAESKEYGENASSIST	AES Assist Round Key Generation	3		AVX				
VANDNPD	AND NOT Packed Double- Precision Floating-Point	3		AVX				
VANDNPS	AND NOT Packed Single- Precision Floating-Point	3		AVX				
VANDPD	AND Packed Double- Precision Floating-Point	3		AVX				

1. Columns indicate the instruction groups. Entries indicate the CPUID feature flags(s) indicating support for that instruction. "Base" indicates that no feature flag exists and all processors support this instruction.

2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number and type of operands.

3. MONITOR/MWAIT can execute at privilege level >0 if enabled. See instruction description.

Instruction			Instruction Group and CPUID Feature Flag(s) <sup>1</sup>					
Mnemonic	Description	CPL	General- Purpose	SSE	64-Bit Media	x87	System	
VANDPS	AND Packed Single- Precision Floating-Point	3		AVX	·····			
VBLENDPD	Blend Packed Double- Precision Floating-Point	3		AVX				
VBLENDPS	Blend Packed Single- Precision Floating-Point	3		AVX				
VBLENDVPD	Variable Blend Packed Double-Precision Floating- Point	3		AVX				
VBLENDVPS	Variable Blend Packed Single-Precision Floating- Point	3		AVX				
VBROADCASTF128	Load With Broadcast From 128-bit Memory Location	3		AVX				
VBROADCASTI128	Load With Broadcast Integer From 128-bit Memory Location	3		AVX2				
VBROADCASTSD	Load With Broadcast From 64-Bit Memory Location	3		AVX, AVX2 <sup>4</sup>				
VBROADCASTSS	Load With Broadcast From 32-Bit Memory Location	3		AVX, AVX2 <sup>4</sup>				
VCMPPD	Compare Packed Double- Precision Floating-Point	3		AVX				
VCMPPS	Compare Packed Single- Precision Floating-Point	3		AVX				
VCMPSD	Compare Scalar Double- Precision Floating-Point	3		AVX				
VCMPSS	Compare Scalar Single- Precision Floating-Point	3		AVX				
VCOMISD	Compare Ordered Scalar Double-Precision Floating- Point	3		AVX				
VCOMISS	Compare Ordered Scalar Single-Precision Floating- Point	3		AVX				

Notes:

 Columns indicate the instruction groups. Entries indicate the CPUID feature flags(s) indicating support for that instruction. "Base" indicates that no feature flag exists and all processors support this instruction.

2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number and type of operands.

3. MONITOR/MWAIT can execute at privilege level >0 if enabled. See instruction description.

Instruction			Instruction Group and CPUID Feature Flag(s) <sup>1</sup>					
Mnemonic	Description	CPL	General- Purpose	SSE	64-Bit Media	x87	System	
VCVTDQ2PD	Convert Packed Doubleword Integers to Packed Double-Precision Floating-Point	3		AVX				
VCVTDQ2PS	Convert Packed Doubleword Integers to Packed Single-Precision Floating-Point	3		AVX				
VCVTPD2DQ	Convert Packed Double- Precision Floating-Point to Packed Doubleword Integers	3		AVX				
VCVTPD2PS	Convert Packed Double- Precision Floating-Point to Packed Single-Precision Floating-Point	3		AVX				
VCVTPH2PS	Convert Packed 16-Bit Floating-Point to Single- Precision Floating-Point	3		AVX				
VCVTPS2DQ	Convert Packed Single- Precision Floating-Point to Packed Doubleword Integers	3		AVX				
VCVTPS2PD	Convert Packed Single- Precision Floating-Point to Packed Double-Precision Floating-Point	3		AVX				
VCVTPS2PH	Convert Packed Single- Precision Floating-Point to 16-Bit Floating-Point	3		AVX				
VCVTSD2SI	Convert Scalar Double- Precision Floating-Point to Signed Doubleword or Quadword Integer	3		AVX				

Notes:

1. Columns indicate the instruction groups. Entries indicate the CPUID feature flags(s) indicating support for that instruction. "Base" indicates that no feature flag exists and all processors support this instruction.

2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number and type of operands.

3. MONITOR/MWAIT can execute at privilege level >0 if enabled. See instruction description.

Instruction			Instruction Group and CPUID Feature Flag(s) <sup>1</sup>						
Mnemonic	Description	CPL	General- Purpose	SSE	64-Bit Media	x87	System		
VCVTSD2SS	Convert Scalar Double- Precision Floating-Point to Scalar Single-Precision Floating-Point	3		AVX					
VCVTSI2SD	Convert Signed Doubleword or Quadword Integer to Scalar Double- Precision Floating-Point	3		AVX					
VCVTSI2SS	Convert Signed Doubleword or Quadword Integer to Scalar Single- Precision Floating-Point	3		AVX					
VCVTSS2SD	Convert Scalar Single- Precision Floating-Point to Scalar Double-Precision Floating-Point	3		AVX					
VCVTSS2SI	Convert Scalar Single- Precision Floating-Point to Signed Doubleword or Quadword Integer	3		AVX					
VCVTTPD2DQ	Convert Packed Double- Precision Floating-Point to Packed Doubleword Integers, Truncated	3		AVX					
VCVTTPS2DQ	Convert Packed Single- Precision Floating-Point to Packed Doubleword Integers, Truncated	3		AVX					
VCVTTSD2SI	Convert Scalar Double- Precision Floating-Point to Signed Doubleword or Quadword Integer, Truncated	3		AVX					

Table D-2.	Instruction Groups and CPUID Feature Flags
------------	--

1. Columns indicate the instruction groups. Entries indicate the CPUID feature flags(s) indicating support for that instruction. "Base" indicates that no feature flag exists and all processors support this instruction.

2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number and type of operands.

3. MONITOR/MWAIT can execute at privilege level >0 if enabled. See instruction description.

Instruction			Instruction Group and CPUID Feature Flag(s) <sup>1</sup>					
Mnemonic	Description	CPL	General- Purpose	SSE	64-Bit Media	x87	System	
VCVTTSS2SI	Convert Scalar Single- Precision Floating-Point to Signed Doubleword or Quadword Integer, Truncated	3		AVX				
VDIVPD	Divide Packed Double- Precision Floating-Point	3		AVX				
VDIVPS	Divide Packed Single- Precision Floating-Point	3		AVX				
VDIVSD	Divide Scalar Double- Precision Floating-Point	3		AVX				
VDIVSS	Divide Scalar Single- Precision Floating-Point	3		AVX				
VDPPD	Dot Product Packed Double-Precision Floating- Point	3		AVX				
VDPPS	Dot Product Packed Single-Precision Floating- Point	3		AVX				
VERR	Verify Segment for Reads	3					Base	
VERW	Verify Segment for Writes	3					Base	
VEXTRACTF128	Extract Packed Values from 128-bit Memory Location	3		AVX				
VEXTRACTI128	Extract 128-bit Integer	3		AVX2				
VEXTRACTPS	Extract Packed Single- Precision Floating-Point	3		AVX				
VFMADDPD	Multiply and Add Packed Double-Precision Floating- Point	3		FMA4				
VFMADD132PD	Multiply and Add Packed Double-Precision Floating- Point	3		FMA				

Notes:

1. Columns indicate the instruction groups. Entries indicate the CPUID feature flags(s) indicating support for that instruction. "Base" indicates that no feature flag exists and all processors support this instruction.

2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number and type of operands.

3. MONITOR/MWAIT can execute at privilege level >0 if enabled. See instruction description.

Instruction			Instruction Group and CPUID Feature Flag(s) <sup>1</sup>						
Mnemonic Description CPL			General-	x87	System				
winemonic	Description	CFL	Purpose	SSE	Media	X07	System		
VFMADD213PD	Multiply and Add Packed Double-Precision Floating- Point	3		FMA					
VFMADD231PD	Multiply and Add Packed Double-Precision Floating- Point	3		FMA					
VFMADDPS	Multiply and Add Packed Single-Precision Floating- Point	3		FMA4					
VFMADD132PS	Multiply and Add Packed Single-Precision Floating- Point	3		FMA					
VFMADD213PS	Multiply and Add Packed Single-Precision Floating- Point	3		FMA					
VFMADD231PS	Multiply and Add Packed Single-Precision Floating- Point	3		FMA					
VFMADDSD	Multiply and Add Scalar Double-Precision Floating- Point	3		FMA4					
VFMADD132SD	Multiply and Add Scalar Double-Precision Floating- Point	3		FMA					
VFMADD213SD	Multiply and Add Scalar Double-Precision Floating- Point	3		FMA					
VFMADD231SD	Multiply and Add Scalar Double-Precision Floating- Point	3		FMA					
VFMADDSS	Multiply and Add Scalar Single-Precision Floating- Point	3		FMA4					
VFMADD132SS	Multiply and Add Scalar Single-Precision Floating- Point	3		FMA					

1. Columns indicate the instruction groups. Entries indicate the CPUID feature flags(s) indicating support for that instruction. "Base" indicates that no feature flag exists and all processors support this instruction.

2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number and type of operands.

3. MONITOR/MWAIT can execute at privilege level >0 if enabled. See instruction description.

Instruction			Instruction Group and CPUID Feature Flag(s) <sup>1</sup>					
Mnemonic	Description	CPL	General- Purpose	SSE	64-Bit Media	x87	System	
VFMADD213SS	Multiply and Add Scalar Single-Precision Floating- Point	3		FMA				
VFMADD231SS	Multiply and Add Scalar Single-Precision Floating- Point	3		FMA				
VFMADDSUBPD	Multiply with Alternating Add/Subtract Packed Double-Precision Floating- Point	3		FMA4				
VFMADDSUB132PD	Multiply with Alternating Add/Subtract Packed Double-Precision Floating- Point	3		FMA				
VFMADDSUB213PD	Multiply with Alternating Add/Subtract Packed Double-Precision Floating- Point	3		FMA				
VFMADDSUB231PD	Multiply with Alternating Add/Subtract Packed Double-Precision Floating- Point	3		FMA				
VFMADDSUBPS	Multiply with Alternating Add/Subtract Packed Single-Precision Floating- Point	3		FMA4				
VFMADDSUB132PS	Multiply with Alternating Add/Subtract Packed Single-Precision Floating- Point	3		FMA				
VFMADDSUB213PS	Multiply with Alternating Add/Subtract Packed Single-Precision Floating- Point	3		FMA				

1. Columns indicate the instruction groups. Entries indicate the CPUID feature flags(s) indicating support for that instruction. "Base" indicates that no feature flag exists and all processors support this instruction.

2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number and type of operands.

3. MONITOR/MWAIT can execute at privilege level >0 if enabled. See instruction description.

Instruction			Instruction Group and CPUID Feature Flag(s) <sup>1</sup>					
Mnemonic	Description	CPL	General- Purpose	SSE	64-Bit Media	x87	System	
VFMADDSUB231PS	Multiply with Alternating Add/Subtract Packed Single-Precision Floating- Point	3		FMA				
VFMSUBADDPD	Multiply with Alternating Subtract/Add Packed Double-Precision Floating- Point	3		FMA4				
VFMSUBADD132PD	Multiply with Alternating Subtract/Add Packed Double-Precision Floating- Point	3		FMA				
VFMSUBADD213PD	Multiply with Alternating Subtract/Add Packed Double-Precision Floating- Point	3		FMA				
VFMSUBADD231PD	Multiply with Alternating Subtract/Add Packed Double-Precision Floating- Point	3		FMA				
VFMSUBADDPS	Multiply with Alternating Subtract/Add Packed Single-Precision Floating- Point	3		FMA4				
VFMSUBADD132PS	Multiply with Alternating Subtract/Add Packed Single-Precision Floating- Point	3		FMA				
VFMSUBADD213PS	Multiply with Alternating Subtract/Add Packed Single-Precision Floating- Point	3		FMA				
VFMSUBADD231PS	Multiply with Alternating Subtract/Add Packed Single-Precision Floating- Point	3		FMA				

1. Columns indicate the instruction groups. Entries indicate the CPUID feature flags(s) indicating support for that instruction. "Base" indicates that no feature flag exists and all processors support this instruction.

2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number and type of operands.

3. MONITOR/MWAIT can execute at privilege level >0 if enabled. See instruction description.

Instruction			Instruction Group and CPUID Feature Flag(s) <sup>1</sup>					
Mnemonic	Description	CPL	General- Purpose	SSE	64-Bit Media	x87	System	
VFMSUBPD	Multiply and Subtract Packed Double-Precision Floating-Point	3		FMA4				
VFMSUB132PD	Multiply and Subtract Packed Double-Precision Floating-Point	3		FMA				
VFMSUB213PD	Multiply and Subtract Packed Double-Precision Floating-Point	3		FMA				
VFMSUB231PD	Multiply and Subtract Packed Double-Precision Floating-Point	3		FMA				
VFMSUBPS	Multiply and Subtract Packed Single-Precision Floating-Point	3		FMA4				
VFMSUB132PS	Multiply and Subtract Packed Single-Precision Floating-Point	3		FMA				
VFMSUB213PS	Multiply and Subtract Packed Single-Precision Floating-Point	3		FMA				
VFMSUB231PS	Multiply and Subtract Packed Single-Precision Floating-Point	3		FMA				
VFMSUBSD	Multiply and Subtract Scalar Double-Precision Floating-Point	3		FMA4				
VFMSUB132SD	Multiply and Subtract Scalar Double-Precision Floating-Point	3		FMA				
VFMSUB213SD	Multiply and Subtract Scalar Double-Precision Floating-Point	3		FMA				
VFMSUB231SD	Multiply and Subtract Scalar Double-Precision Floating-Point	3		FMA				

Table D-2.	Instruction Groups and CPUID Feature Flags
------------	--

1. Columns indicate the instruction groups. Entries indicate the CPUID feature flags(s) indicating support for that instruction. "Base" indicates that no feature flag exists and all processors support this instruction.

2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number and type of operands.

3. MONITOR/MWAIT can execute at privilege level >0 if enabled. See instruction description.

Instruction			Instruction Group and CPUID Feature Flag(s) <sup>1</sup>					
Mnemonic	Description	CPL	General- Purpose	SSE	64-Bit Media	x87	System	
VFMSUBSS	Multiply and Subtract Scalar Single-Precision Floating-Point	3		FMA4				
VFMSUB132SS	Multiply and Subtract Scalar Single-Precision Floating-Point	3		FMA				
VFMSUB213SS	Multiply and Subtract Scalar Single-Precision Floating-Point	3		FMA				
VFMSUB231SS	Multiply and Subtract Scalar Single-Precision Floating-Point	3		FMA				
VFNMADDPD	Negative Multiply and Add Packed Double-Precision Floating-Point	3		FMA4				
VFNMADD132PD	Negative Multiply and Add Packed Double-Precision Floating-Point	3		FMA				
VFNMADD213PD	Negative Multiply and Add Packed Double-Precision Floating-Point	3		FMA				
VFNMADD231PD	Negative Multiply and Add Packed Double-Precision Floating-Point	3		FMA				
VFNMADDPS	Negative Multiply and Add Packed Single-Precision Floating-Point	3		FMA4				
VFNMADD132PS	Negative Multiply and Add Packed Single-Precision Floating-Point	3		FMA				
VFNMADD213PS	Negative Multiply and Add Packed Single-Precision Floating-Point	3		FMA				
VFNMADD231PS	Negative Multiply and Add Packed Single-Precision Floating-Point	3		FMA				

1. Columns indicate the instruction groups. Entries indicate the CPUID feature flags(s) indicating support for that instruction. "Base" indicates that no feature flag exists and all processors support this instruction.

2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number and type of operands.

3. MONITOR/MWAIT can execute at privilege level >0 if enabled. See instruction description.

Instruction			Instruction Group and CPUID Feature Flag(s) <sup>1</sup>						
				General 64-Bit					
Mnemonic	Description	CPL	Purpose	SSE	Media	x87	System		
VFNMADDSD	Negative Multiply and Add Scalar Double-Precision Floating-Point	3		FMA4					
VFNMADD132SD	Negative Multiply and Add Scalar Double-Precision Floating-Point	3		FMA					
VFNMADD213SD	Negative Multiply and Add Scalar Double-Precision Floating-Point	3		FMA					
VFNMADD231SD	Negative Multiply and Add Scalar Double-Precision Floating-Point	3		FMA					
VFNMADDSS	Negative Multiply and Add Scalar Single-Precision Floating-Point	3		FMA4					
VFNMADD132SS	Negative Multiply and Add Scalar Single-Precision Floating-Point	3		FMA					
VFNMADD213SS	Negative Multiply and Add Scalar Single-Precision Floating-Point	3		FMA					
VFNMADD231SS	Negative Multiply and Add Scalar Single-Precision Floating-Point	3		FMA					
VFNMSUBPD	Negative Multiply and Subtract Packed Double- Precision Floating-Point	3		FMA4					
VFNMSUB132PD	Negative Multiply and Subtract Packed Double- Precision Floating-Point	3		FMA					
VFNMSUB213PD	Negative Multiply and Subtract Packed Double- Precision Floating-Point	3		FMA					
VFNMSUB231PD	Negative Multiply and Subtract Packed Double- Precision Floating-Point	3		FMA					

1. Columns indicate the instruction groups. Entries indicate the CPUID feature flags(s) indicating support for that instruction. "Base" indicates that no feature flag exists and all processors support this instruction.

2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number and type of operands.

3. MONITOR/MWAIT can execute at privilege level >0 if enabled. See instruction description.

Instruction			Instruction Group and CPUID Feature Flag(s) <sup>1</sup>					
Mnemonic	Description	CPL	General- Purpose	SSE	64-Bit Media	x87	System	
VFNMSUBPS	Negative Multiply and Subtract Packed Single- Precision Floating-Point	3		FMA4				
VFNMSUB132PS	Negative Multiply and Subtract Packed Single- Precision Floating-Point	3		FMA				
VFNMSUB213PS	Negative Multiply and Subtract Packed Single- Precision Floating-Point	3		FMA				
VFNMSUB231PS	Negative Multiply and Subtract Packed Single- Precision Floating-Point	3		FMA				
VFNMSUBSD	Negative Multiply and Subtract Scalar Double- Precision Floating-Point	3		FMA4				
VFNMSUB132SD	Negative Multiply and Subtract Scalar Double- Precision Floating-Point	3		FMA				
VFNMSUB213SD	Negative Multiply and Subtract Scalar Double- Precision Floating-Point	3		FMA				
VFNMSUB231SD	Negative Multiply and Subtract Scalar Double- Precision Floating-Point	3		FMA				
VFNMSUBSS	Negative Multiply and Subtract Scalar Single- Precision Floating-Point	3		FMA4				
VFNMSUB132SS	Negative Multiply and Subtract Scalar Single- Precision Floating-Point	3		FMA				
VFNMSUB213SS	Negative Multiply and Subtract Scalar Single- Precision Floating-Point	3		FMA				
VFNMSUB231SS	Negative Multiply and Subtract Scalar Single- Precision Floating-Point	3		FMA				

1. Columns indicate the instruction groups. Entries indicate the CPUID feature flags(s) indicating support for that instruction. "Base" indicates that no feature flag exists and all processors support this instruction.

2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number and type of operands.

3. MONITOR/MWAIT can execute at privilege level >0 if enabled. See instruction description.

Instruction			Instruction Group and CPUID Feature Flag(s) <sup>1</sup>				
Mnemonic	Description	CPL	General- Purpose	SSE	64-Bit Media	x87	System
VFRCZPD	Extract Fraction Packed Double-Precision Floating- Point	3		XOP			
VFRCZPS	Extract Fraction Packed Single-Precision Floating- Point	3		XOP			
VFRCZSD	Extract Fraction Scalar Double-Precision Floating- Point	3		XOP			
VFRCZSS	Extract Fraction Scalar Single-Precision Floating Point	3		XOP			
VGATHERDPD	Conditionally Gather Double-Precision Floating- Point Values, Doubleword Indices	3		AVX2			
VGATHERDPS	Conditionally Gather Single-Precision Floating- Point Values, Doubleword Indices	3		AVX2			
VGATHERQPD	Conditionally Gather Double-Precision Floating- Point Values, Quadword Indices	3		AVX2			
VGATHERQPS	Conditionally Gather Single-Precision Floating- Point Values, Quadword Indices	3		AVX2			
VHADDPD	Horizontal Add Packed Double	3		AVX			
VHADDPS	Horizontal Add Packed Single	3		AVX			
VHSUBPD	Horizontal Subtract Packed Double	3		AVX			
VHSUBPS	Horizontal Subtract Packed Single	3		AVX			

Notes:

1. Columns indicate the instruction groups. Entries indicate the CPUID feature flags(s) indicating support for that instruction. "Base" indicates that no feature flag exists and all processors support this instruction.

2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number and type of operands.

3. MONITOR/MWAIT can execute at privilege level >0 if enabled. See instruction description.

Instruction			Instruction Group and CPUID Feature Flag(s) <sup>1</sup>					
Mnemonic	Description	CPL	General- Purpose	SSE	64-Bit Media	x87	System	
VINSERTF128	Insert Packed Values 128- bit	3		AVX				
VINSERTI128	Insert Packed Integer Values 128-bit	3		AVX2				
VINSERTPS	Insert Packed Single- Precision Floating-Point	3		AVX				
VLDDQU	Load Unaligned Double Quadword	3		AVX				
VLDMXCSR	Load MXCSR Control/Status Register	3		AVX				
VMASKMOVDQU	Masked Move Double Quadword Unaligned	3		AVX				
VMASKMOVPD	Masked Move Packed Double-Precision	3		AVX				
VMASKMOVPS	Masked Move Packed Single-Precision	3		AVX				
VMAXPD	Maximum Packed Double- Precision Floating-Point	3		AVX				
VMAXPS	Maximum Packed Single- Precision Floating-Point	3		AVX				
VMAXSD	Maximum Scalar Double- Precision Floating-Point	3		AVX				
VMAXSS	Maximum Scalar Single- Precision Floating-Point	3		AVX				
VMINPD	Minimum Packed Double- Precision Floating-Point	3		AVX				
VMINPS	Minimum Packed Single- Precision Floating-Point	3		AVX				
VMINSD	Minimum Scalar Double- Precision Floating-Point	3		AVX				
VMINSS	Minimum Scalar Single- Precision Floating-Point	3		AVX				
VMOVAPD	Move Aligned Packed Double-Precision Floating- Point	3		AVX				

1. Columns indicate the instruction groups. Entries indicate the CPUID feature flags(s) indicating support for that instruction. "Base" indicates that no feature flag exists and all processors support this instruction.

2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number and type of operands.

3. MONITOR/MWAIT can execute at privilege level >0 if enabled. See instruction description.

Instruction			Instruction Group and CPUID Feature Flag(s) <sup>1</sup>					
Mnemonic	Description	CPL	General- Purpose	SSE	64-Bit Media	x87	System	
VMOVAPS	Move Aligned Packed Single-Precision Floating- Point	3		AVX				
VMOVD	Move Doubleword or Quadword	3		AVX				
VMOVDDUP	Move Double-Precision and Duplicate	3		AVX				
VMOVDQA	Move Aligned Double Quadword	3		AVX				
VMOVDQU	Move Unaligned Double Quadword	3		AVX				
VMOVHLPS	Move Packed Single- Precision Floating-Point High to Low	3		AVX				
VMOVHPD	Move High Packed Double-Precision Floating- Point	3		AVX				
VMOVHPS	Move High Packed Single- Precision Floating-Point	3		AVX				
VMOVLHPS	Move Packed Single- Precision Floating-Point Low to High	3		AVX				
VMOVLPD	Move Low Packed Double- Precision Floating-Point	3		AVX				
VMOVLPS	Move Low Packed Single- Precision Floating-Point	3		AVX				
VMOVMSKPD	Extract Packed Double- Precision Floating-Point Sign Mask	3		AVX				
VMOVMSKPS	Extract Packed Single- Precision Floating-Point Sign Mask	3		AVX				
VMOVNTDQ	Move Non-Temporal Double Quadword	3		AVX				

1. Columns indicate the instruction groups. Entries indicate the CPUID feature flags(s) indicating support for that instruction. "Base" indicates that no feature flag exists and all processors support this instruction.

2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number and type of operands.

3. MONITOR/MWAIT can execute at privilege level >0 if enabled. See instruction description.

Instruction			Instruction Group and CPUID Feature Flag(s) <sup>1</sup>					
Mnemonic	Description	CPL	General- Purpose	SSE	64-Bit Media	VX7	System	
VMOVNTDQA	Move Non-Temporal Double Quadword Aligned	3		AVX, AVX2 <sup>4</sup>				
VMOVNTPD	Move Non-Temporal Packed Double-Precision Floating-Point	3		AVX				
VMOVNTPS	Move Non-Temporal Packed Single-Precision Floating-Point	3		AVX				
VMOVQ	Move Quadword	3		AVX				
VMOVSD	Move Scalar Double- Precision Floating-Point	3		AVX				
VMOVSHDUP	Move Single-Precision High and Duplicate	3		AVX				
VMOVSLDUP	Move Single-Precision Low and Duplicate	3		AVX				
VMOVSS	Move Scalar Single- Precision Floating-Point	3		AVX				
VMOVUPD	Move Unaligned Packed Double-Precision Floating- Point	3		AVX				
VMOVUPS	Move Unaligned Packed Single-Precision Floating- Point	3		AVX				
VMPSADBW	Multiple Sum of Absolute Differences	3		AVX, AVX2 <sup>4</sup>				
VMULPD	Multiply Packed Double- Precision Floating-Point	3		AVX				
VMULPS	Multiply Packed Single- Precision Floating-Point	3		AVX				
VMULSD	Multiply Scalar Double- Precision Floating-Point	3		AVX				
VMULSS	Multiply Scalar Single- Precision Floating-Point	3		AVX				

Table D-2.	Instruction Groups and CPUID Feature Flags
------------	--

1. Columns indicate the instruction groups. Entries indicate the CPUID feature flags(s) indicating support for that instruction. "Base" indicates that no feature flag exists and all processors support this instruction.

2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number and type of operands.

3. MONITOR/MWAIT can execute at privilege level >0 if enabled. See instruction description.

VORPDLogical Bitwise OR Packed Double-Precision Floating- Point3AVXAVXVORPSLogical Bitwise OR Packed Single-Precision Floating- Point3AVXAVXImage: Constraint of the second	Instruction Group and CPUID Feature Flag(s) <sup>1</sup>						Instruction		
VORPDDouble-Precision Floating- Point3AVXAVXVORPSLogical Bitwise OR Packed Single-Precision Floating- Point3AVXAVXImage: Constraint of the second se	System	x87		SSE		CPL	Description	Mnemonic	
VORPSSingle-Precision Floating- Point3AVXAVXVPABSBPacked Absolute Value Signed Byte3AVX, AVX24Image: Signed ByteImage: Signed ByteVPABSDPacked Absolute Value Signed Doubleword3AVX, AVX24Image: Signed ByteImage: Signed ByteVPABSWPacked Absolute Value Signed Word3AVX, AVX24Image: Signed ByteImage: Signed ByteVPACKSSDWPacked Absolute Value Signed Word3AVX, AVX24Image: Signed ByteImage: Signed ByteVPACKSSDWPack with Saturation Signed Word to Byte3AVX, AVX24Image: Signed ByteImage: Signed ByteVPACKUSDWPack with Saturation Signed Word to Byte3AVX, AVX24Image: Signed ByteImage: Signed ByteVPACKUSDWPack with Saturation Signed Word to Unsigned Byte3AVX, AVX24Image: Signed ByteImage: Signed ByteVPACKUSWBPacked Add Bytes3AVX, AVX24Image: Signed ByteImage: Signed ByteImag				AVX		3	Double-Precision Floating- Point	VORPD	
VPABSBSigned Byte3AVX, AVX2 <sup>-1</sup> VPABSDPacked Absolute Value Signed Doubleword3AVX, AVX2 <sup>4</sup> VPABSWPacked Absolute Value Signed Word3AVX, AVX2 <sup>4</sup> VPABSWPacked Absolute Value Signed Word3AVX, AVX2 <sup>4</sup> VPACKSSDWPack with Saturation 				AVX		3	Single-Precision Floating-	VORPS	
VPABSDSigned Doubleword3AVX, AVX2*VPABSWPacked Absolute Value Signed Word3AVX, AVX24Image: Signed WordVPACKSSDWSigned Doubleword to Word3AVX, AVX24Image: Signed WordVPACKSSWBPack with Saturation Signed Word to Byte3AVX, AVX24Image: Signed WordVPACKUSDWSigned Word to Byte3AVX, AVX24Image: Signed WordImage: Signed WordVPACKUSDWPack with Saturation Saturation Doubleword to Word3AVX, AVX24Image: Signed WordImage: Signed WordVPACKUSDWPack with Saturation Signed Word to Unsigned Byte3AVX, AVX24Image: Signed WordImage: Signed WordVPACKUSWBPacked Add Bytes3AVX, AVX24Image: Signed WordImage: Signed WordImage: Signed WordImage: Signed WordVPADDBPacked Add Doublewords3AVX, AVX24Image: Signed WordImage: Signed WordImage: Signed WordImage: Signed WordVPADDQPacked Add Quadwords3AVX, AVX24Image: Signed WordImage: Signed WordImage: Signed WordImage: Signed WordVPADDQPacked Add Guadwords3AVX, AVX24Image: Signed WordImage: Signed WordImage: Signed WordImage: Signed WordVPADDQPacked Add Signed with Saturation Bytes3AVX, AVX24Image: Signed WordImage: Signed Word				AVX, AVX2 <sup>4</sup>		3		VPABSB	
VPABSWSigned Word3AVX, AVX2*VPACKSSDWPack with Saturation Signed Doubleword to Word3AVX, AVX24Image: Constraint of the second se				AVX, AVX2 <sup>4</sup>		3		VPABSD	
VPACKSSDWSigned Doubleword to Word3AVX, AVX24Image: Constraint of the second se				AVX, AVX2 <sup>4</sup>		3		VPABSW	
VPACKSSWBSigned Word to Byte3AVX, AVX2*VPACKUSDWPack with Unsigned Saturation Doubleword to Word3AVX, AVX24Image: Constraint of the second sec				AVX, AVX2 <sup>4</sup>		3	Signed Doubleword to	VPACKSSDW	
VPACKUSDWSaturation Doubleword to Word3AVX, AVX24Image: Constraints of the second seco				AVX, AVX2 <sup>4</sup>		3		VPACKSSWB	
VPACKUSWBSigned Word to Unsigned Byte3AVX, AVX24Image: Signed Word to Unsigned ByteVPADDBPacked Add Bytes3AVX, AVX24Image: Signed Word to Unsigned				AVX, AVX2 <sup>4</sup>		3	Saturation Doubleword to	VPACKUSDW	
VPADDD       Packed Add Doublewords       3       AVX, AVX2 <sup>4</sup> Image: Constraint of the second se				AVX, AVX2 <sup>4</sup>		3	Signed Word to Unsigned	VPACKUSWB	
VPADDQ       Packed Add Quadwords       3       AVX, AVX2 <sup>4</sup> Image: Constraint of the second seco				AVX, AVX2 <sup>4</sup>		3	Packed Add Bytes	VPADDB	
VPADDSB     Packed Add Signed with Saturation Bytes     3     AVX, AVX2 <sup>4</sup>				AVX, AVX2 <sup>4</sup>		3	Packed Add Doublewords	VPADDD	
VPADDSB Saturation Bytes 3 AVX, AVX24				AVX, AVX2 <sup>4</sup>		3	Packed Add Quadwords	VPADDQ	
				AVX, AVX2 <sup>4</sup>		3	•	VPADDSB	
VPADDSW         Packed Add Signed with Saturation Words         3         AVX, AVX2 <sup>4</sup>				AVX, AVX2 <sup>4</sup>		3	Packed Add Signed with Saturation Words	VPADDSW	
VPADDUSB         Packed Add Unsigned with Saturation Bytes         3         AVX, AVX2 <sup>4</sup> Image: AVX and a state of the				AVX, AVX2 <sup>4</sup>		3	C C	VPADDUSB	
VPADDUSW         Packed Add Unsigned with Saturation Words         3         AVX, AVX2 <sup>4</sup> Image: AVX and a state of the				AVX, AVX2 <sup>4</sup>		3	C C	VPADDUSW	
VPADDW Packed Add Words 3 AVX, AVX2 <sup>4</sup>				AVX, AVX2 <sup>4</sup>		3	Packed Add Words	VPADDW	

Notes:

1. Columns indicate the instruction groups. Entries indicate the CPUID feature flags(s) indicating support for that instruction. "Base" indicates that no feature flag exists and all processors support this instruction.

2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number and type of operands.

3. MONITOR/MWAIT can execute at privilege level >0 if enabled. See instruction description.

Instruction			Instruction Group						
	metraotion		and CPUID Feature Flag(s) <sup>1</sup>						
Mnemonic	Description	CPL	General- Purpose	SSE	64-Bit Media	x87	System		
VPALIGNR	Packed Align Right	3		AVX, AVX2 <sup>4</sup>					
VPAND	Packed Logical Bitwise AND	3		AVX, AVX2 <sup>4</sup>					
VPANDN	Packed Logical Bitwise AND NOT	3		AVX, AVX2 <sup>4</sup>					
VPAVGB	Packed Average Unsigned Bytes	3		AVX, AVX2 <sup>4</sup>					
VPAVGW	Packed Average Unsigned Words	3		AVX, AVX2 <sup>4</sup>					
VPBLENDD	Blend Packed Doublewords	3		AVX2					
VPBLENDVB	Variable Blend Packed Bytes	3		AVX, AVX2 <sup>4</sup>					
VPBLENDW	Blend Packed Words	3		AVX, AVX2 <sup>4</sup>					
VPBROADCASTB	Broadcast Packed Byte	3		AVX2					
VPBROADCASTD	Broadcast Packed Doubleword	3		AVX2					
VPBROADCASTQ	Broadcast Packed Quadword	3		AVX2					
VPBROADCASTW	Broadcast Packed Word	3		AVX2					
VPCLMULQDQ	Carry-less Multiply Quadwords	3		CLMUL    AVX					
VPCMOV	Vector Conditional Move	3		XOP					
VPCMPEQB	Packed Compare Equal Bytes	3		AVX, AVX2 <sup>4</sup>					
VPCMPEQD	Packed Compare Equal Doublewords	3		AVX, AVX2 <sup>4</sup>					
VPCMPEQQ	Packed Compare Equal Quadwords	3		AVX, AVX2 <sup>4</sup>					
VPCMPEQW	Packed Compare Equal Words	3		AVX, AVX2 <sup>4</sup>					
VPCMPESTRI	Packed Compare Explicit Length Strings Return Index	3		AVX					

1. Columns indicate the instruction groups. Entries indicate the CPUID feature flags(s) indicating support for that instruction. "Base" indicates that no feature flag exists and all processors support this instruction.

2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number and type of operands.

3. MONITOR/MWAIT can execute at privilege level >0 if enabled. See instruction description.

Instruction			Instruction Group and CPUID Feature Flag(s) <sup>1</sup>					
Mnemonic	Description	CPL	General- Purpose	SSE	64-Bit Media	x87	System	
VPCMPESTRM	Packed Compare Explicit Length Strings Return Mask	3		AVX				
VPCMPGTB	Packed Compare Greater Than Signed Bytes	3		AVX, AVX2 <sup>4</sup>				
VPCMPGTD	Packed Compare Greater Than Signed Doublewords	3		AVX, AVX2 <sup>4</sup>				
VPCMPGTQ	Packed Compare Greater Than Signed Quadwords	3		AVX, AVX2 <sup>4</sup>				
VPCMPGTW	Packed Compare Greater Than Signed Words	3		AVX, AVX2 <sup>4</sup>				
VPCMPISTRI	Packed Compare Implicit Length Strings Return Index	3		AVX				
VPCMPISTRM	Packed Compare Implicit Length Strings Return Mask	3		AVX				
VPCOMB	Compare Vector Signed Bytes	3		XOP				
VPCOMD	Compare Vector Signed Doublewords	3		XOP				
VPCOMQ	Compare Vector Signed Quadwords	3		XOP				
VPCOMUB	Compare Vector Unsigned Bytes	3		XOP				
VPCOMUD	Compare Vector Unsigned Doublewords	3		XOP				
VPCOMUQ	Compare Vector Unsigned Quadwords	3		XOP				
VPCOMUW	Compare Vector Unsigned Words	3		XOP				
VPCOMW	Compare Vector Signed Words	3		XOP				
VPERM2F128	Permute Floating-Point 128-bit	3		AVX				

Table D-2.	Instruction Groups and CPUID Feature Flags
------------	--

1. Columns indicate the instruction groups. Entries indicate the CPUID feature flags(s) indicating support for that instruction. "Base" indicates that no feature flag exists and all processors support this instruction.

2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number and type of operands.

3. MONITOR/MWAIT can execute at privilege level >0 if enabled. See instruction description.

	Instruction		Instruction Group and CPUID Feature Flag(s) <sup>1</sup>					
	T	r						
Mnemonic	Description	CPL	General- Purpose	SSE	64-Bit Media	x87	System	
VPERM2I128	Permute Integer 128-bit	3		AVX2				
VPERMD	Packed Permute Doubleword	3		AVX2				
VPERMIL2PD	Permute Two-Source Double-Precision Floating- Point	3		XOP				
VPERMIL2PS	Permute Two-Source Single-Precision Floating- Point	3		XOP				
VPERMILPD	Permute Double-Precision	3		AVX				
VPERMILPS	Permute Single-Precision	3		AVX				
VPERMPD	Packed Permute Double- Precision Floating-Point	3		AVX2				
VPERMPS	Packed Permute Single- Precision Floating-Point	3		AVX2				
VPERMQ	Packed Permute Quadword	3		AVX2				
VPEXTRB	Extract Packed Byte	3		AVX				
VPEXTRD	Extract Packed Doubleword	3		AVX				
VPEXTRQ	Extract Packed Quadword	3		AVX				
VPEXTRW	Packed Extract Word	3		AVX				
VPGATHERDD	Conditionally Gather Doublewords, Doubleword Indices	3		AVX2				
VPGATHERDQ	Conditionally Gather Quadwords, Doubleword Indices	3		AVX2				
VPGATHERQD	Conditionally Gather Doublewords, Quadword Indices	3		AVX2				
VPGATHERQQ	Conditionally Gather Quadwords, Quadword Indices	3		AVX2				

1. Columns indicate the instruction groups. Entries indicate the CPUID feature flags(s) indicating support for that instruction. "Base" indicates that no feature flag exists and all processors support this instruction.

2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number and type of operands.

3. MONITOR/MWAIT can execute at privilege level >0 if enabled. See instruction description.

Instruction			Instruction Group and CPUID Feature Flag(s) <sup>1</sup>				
Mnemonic	Description	CPL	General- Purpose	SSE	64-Bit Media	x87	System
VPHADDBD	Packed Horizontal Add Signed Byte to Signed Doubleword	3		ХОР			
VPHADDBQ	Packed Horizontal Add Signed Byte to Signed Quadword	3		ХОР			
VPHADDBW	Packed Horizontal Add Signed Byte to Signed Word	3		ХОР			
VPHADDD	Packed Horizontal Add Doubleword	3		AVX, AVX2 <sup>4</sup>			
VPHADDDQ	Packed Horizontal Add Signed Doubleword to Signed Quadword	3		ХОР			
VPHADDSW	Packed Horizontal Add with Saturation Word	3		AVX, AVX2 <sup>4</sup>			
VPHADDUBD	Packed Horizontal Add Unsigned Byte to Doubleword	3		ХОР			
VPHADDUBQ	Packed Horizontal Add Unsigned Byte to Quadword	3		ХОР			
VPHADDUBW	Packed Horizontal Add Unsigned Byte to Word	3		ХОР			
VPHADDUDQ	Packed Horizontal Add Unsigned Doubleword to Quadword	3		ХОР			
VPHADDUWD	Packed Horizontal Add Unsigned Word to Doubleword	3		ХОР			
VPHADDUWQ	Packed Horizontal Add Unsigned Word to Quadword	3		ХОР			
VPHADDW	Packed Horizontal Add Word	3		AVX, AVX2 <sup>4</sup>			

Table D-2.	Instruction Groups and CPUID Feature Flags
------------	--

1. Columns indicate the instruction groups. Entries indicate the CPUID feature flags(s) indicating support for that instruction. "Base" indicates that no feature flag exists and all processors support this instruction.

2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number and type of operands.

3. MONITOR/MWAIT can execute at privilege level >0 if enabled. See instruction description.

-

	Instruction		Instruction Group and CPUID Feature Flag(s) <sup>1</sup>					
Mnemonic	Description	CPL	General- Purpose	SSE	64-Bit Media	x87	System	
VPHADDWD	Packed Horizontal Add Signed Word to Signed Doubleword	3		ХОР				
VPHADDWQ	Packed Horizontal Add Signed Word to Signed Quadword	3		ХОР				
VPHMINPOSUW	Horizontal Minimum and Position	3		AVX				
VPHSUBBW	Packed Horizontal Subtract Signed Byte to Signed Word	3		ХОР				
VPHSUBD	Packed Horizontal Subtract Doubleword	3		AVX, AVX2 <sup>4</sup>				
VPHSUBDQ	Packed Horizontal Subtract Signed Doubleword to Signed Quadword	3		ХОР				
VPHSUBSW	Packed Horizontal Subtract with Saturation Word	3		AVX, AVX2 <sup>4</sup>				
VPHSUBW	Packed Horizontal Subtract Word	3		AVX, AVX2 <sup>4</sup>				
VPHSUBWD	Packed Horizontal Subtract Signed Word to Signed Doubleword	3		ХОР				
VPINSRB	Packed Insert Byte	3		AVX				
VPINSRD	Packed Insert Doubleword	3		AVX				
VPINSRQ	Packed Insert Quadword	3		AVX				
VPINSRW	Packed Insert Word	3		AVX				
VPMACSDD	Packed Multiply Accumulate Signed Doubleword to Signed Doubleword	3		ХОР				
VPMACSDQH	Packed Multiply Accumulate Signed High Doubleword to Signed Quadword	3		ХОР				

Notes:

1. Columns indicate the instruction groups. Entries indicate the CPUID feature flags(s) indicating support for that instruction. "Base" indicates that no feature flag exists and all processors support this instruction.

2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number and type of operands.

3. MONITOR/MWAIT can execute at privilege level >0 if enabled. See instruction description.

Instruction			Instruction Group and CPUID Feature Flag(s) <sup>1</sup>					
Mnemonic	Description	CPL	General- Purpose	SSE	64-Bit Media	x87	System	
VPMACSDQL	Packed Multiply Accumulate Signed Low Doubleword to Signed Quadword	3		XOP				
VPMACSSDD	Packed Multiply Accumulate with Saturation Signed Doubleword to Signed Doubleword	3		ХОР				
VPMACSSDQH	Packed Multiply Accumulate with Saturation Signed High Doubleword to Signed Quadword	3		XOP				
VPMACSSDQL	Packed Multiply Accumulate with Saturation Signed Low Doubleword to Signed Quadword	3		XOP				
VPMACSSWD	Packed Multiply Accumulate with Saturation Signed Word to Signed Doubleword	3		ХОР				
VPMACSSWW	Packed Multiply Accumulate with Saturation Signed Word to Signed Word	3		ХОР				
VPMACSWD	Packed Multiply Accumulate Signed Word to Signed Doubleword	3		XOP				
VPMACSWW	Packed Multiply Accumulate Signed Word to Signed Word	3		XOP				
VPMADCSSWD	Packed Multiply Add Accumulate with Saturation Signed Word to Signed Doubleword	3		XOP				

Table D-2.	Instruction Groups and CPUID Feature Flags
------------	--

1. Columns indicate the instruction groups. Entries indicate the CPUID feature flags(s) indicating support for that instruction. "Base" indicates that no feature flag exists and all processors support this instruction.

2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number and type of operands.

3. MONITOR/MWAIT can execute at privilege level >0 if enabled. See instruction description.

.

	Instruction			Instruction Group and CPUID Feature Flag(s) <sup>1</sup>					
	1	r							
Mnemonic	Description	CPL	General- Purpose	SSE	64-Bit Media	x87	System		
VPMADCSWD	Packed Multiply Add Accumulate Signed Word to Signed Doubleword	3		ХОР					
VPMADDUBSW	Packed Multiply and Add Unsigned Byte to Signed Word	3		AVX, AVX2 <sup>4</sup>					
VPMADDWD	Packed Multiply Words and Add Doublewords	3		AVX, AVX2 <sup>4</sup>					
VPMASKMOVD	Masked Move Packed Doubleword	3		AVX2					
VPMASKMOVQ	Masked Move Packed Quadword	3		AVX2					
VPMAXSB	Packed Maximum Signed Bytes	3		AVX, AVX2 <sup>4</sup>					
VPMAXSD	Packed Maximum Signed Doublewords	3		AVX, AVX2 <sup>4</sup>					
VPMAXSW	Packed Maximum Signed Words	3		AVX, AVX2 <sup>4</sup>					
VPMAXUB	Packed Maximum Unsigned Bytes	3		AVX, AVX2 <sup>4</sup>					
VPMAXUD	Packed Maximum Unsigned Doublewords	3		AVX, AVX2 <sup>4</sup>					
VPMAXUW	Packed Maximum Unsigned Words	3		AVX, AVX2 <sup>4</sup>					
VPMINSB	Packed Minimum Signed Bytes	3		AVX, AVX2 <sup>4</sup>					
VPMINSD	Packed Minimum Signed Doublewords	3		AVX, AVX2 <sup>4</sup>					
VPMINSW	Packed Minimum Signed Words	3		AVX, AVX2 <sup>4</sup>					
VPMINUB	Packed Minimum Unsigned Bytes	3		AVX, AVX2 <sup>4</sup>					
VPMINUD	Packed Minimum Unsigned Doublewords	3		AVX, AVX2 <sup>4</sup>					

Table D-2.	Instruction Groups and CPUID Feature Flags
------------	--

Notes:

1. Columns indicate the instruction groups. Entries indicate the CPUID feature flags(s) indicating support for that instruction. "Base" indicates that no feature flag exists and all processors support this instruction.

2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number and type of operands.

3. MONITOR/MWAIT can execute at privilege level >0 if enabled. See instruction description.

Instruction			Instruction Group and CPUID Feature Flag(s) <sup>1</sup>					
Mnemonic	Description	CPL	General- Purpose	SSE	64-Bit Media	x87	System	
VPMINUW	Packed Minimum Unsigned Words	3		AVX, AVX2 <sup>4</sup>				
VPMOVMSKB	Packed Move Mask Byte	3		AVX, AVX2 <sup>4</sup>				
VPMOVSXBD	Packed Move with Sign- Extension Byte to Doubleword	3		AVX, AVX2 <sup>4</sup>				
VPMOVSXBQ	Packed Move with Sign Extension Byte to Quadword	3		AVX, AVX2 <sup>4</sup>				
VPMOVSXBW	Packed Move with Sign Extension Byte to Word	3		AVX, AVX2 <sup>4</sup>				
VPMOVSXDQ	Packed Move with Sign- Extension Doubleword to Quadword	3		AVX, AVX2 <sup>4</sup>				
VPMOVSXWD	Packed Move with Sign- Extension Word to Doubleword	3		AVX, AVX2 <sup>4</sup>				
VPMOVSXWQ	Packed Move with Sign- Extension Word to Quadword	3		AVX, AVX2 <sup>4</sup>				
VPMOVZXBD	Packed Move with Zero- Extension Byte to Doubleword	3		AVX, AVX2 <sup>4</sup>				
VPMOVZXBQ	Packed Move Byte to Quadword with Zero- Extension	3		AVX, AVX2 <sup>4</sup>				
VPMOVZXBW	Packed Move Byte to Word with Zero-Extension	3		AVX, AVX2 <sup>4</sup>				
VPMOVZXDQ	Packed Move with Zero- Extension Doubleword to Quadword	3		AVX, AVX2 <sup>4</sup>				
VPMOVZXWD	Packed Move Word to Doubleword with Zero- Extension	3		AVX, AVX2 <sup>4</sup>				

## Table D-2. Instruction Groups and CPUID Feature Flags

Notes:

1. Columns indicate the instruction groups. Entries indicate the CPUID feature flags(s) indicating support for that instruction. "Base" indicates that no feature flag exists and all processors support this instruction.

2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number and type of operands.

3. MONITOR/MWAIT can execute at privilege level >0 if enabled. See instruction description.

	Instruction		Instruction Group and CPUID Feature Flag(s) <sup>1</sup>					
		-						
Mnemonic	Description	CPL	General- Purpose	SSE	64-Bit Media	x87	System	
VPMOVZXWQ	Packed Move with Zero- Extension Word to Quadword	3		AVX, AVX2 <sup>4</sup>				
VPMULDQ	Packed Multiply Signed Doubleword to Quadword	3		AVX, AVX2 <sup>4</sup>				
VPMULHRSW	Packed Multiply High with Round and Scale Words	3		AVX, AVX2 <sup>4</sup>				
VPMULHUW	Packed Multiply High Unsigned Word	3		AVX, AVX2 <sup>4</sup>				
VPMULHW	Packed Multiply High Signed Word	3		AVX, AVX2 <sup>4</sup>				
VPMULLD	Packed Multiply and Store Low Signed Doubleword	3		AVX, AVX2 <sup>4</sup>				
VPMULLW	Packed Multiply Low Signed Word	3		AVX, AVX2 <sup>4</sup>				
VPMULUDQ	Packed Multiply Unsigned Doubleword and Store Quadword	3		AVX, AVX2 <sup>4</sup>				
VPOR	Packed Logical Bitwise OR	3		AVX, AVX2 <sup>4</sup>				
VPPERM	Packed Permute Bytes	3		XOP				
VPROTB	Packed Rotate Bytes	3		XOP				
VPROTD	Packed Rotate Doublewords	3		ХОР				
VPROTQ	Packed Rotate Quadwords	3		XOP				
VPROTW	Packed Rotate Words	3		XOP				
VPSADBW	Packed Sum of Absolute Differences of Bytes into a Word	3		AVX, AVX2 <sup>4</sup>				
VPSHAB	Packed Shift Arithmetic Bytes	3		XOP				
VPSHAD	Packed Shift Arithmetic Doublewords	3		XOP				
VPSHAQ	Packed Shift Arithmetic Quadwords	3		XOP				

1. Columns indicate the instruction groups. Entries indicate the CPUID feature flags(s) indicating support for that instruction. "Base" indicates that no feature flag exists and all processors support this instruction.

2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number and type of operands.

3. MONITOR/MWAIT can execute at privilege level >0 if enabled. See instruction description.

-

Instruction			Instruction Group and CPUID Feature Flag(s) <sup>1</sup>					
Mnemonic	Description	CPL	General- Purpose	SSE	64-Bit Media	x87	System	
VPSHAW	Packed Shift Arithmetic Words	3		XOP				
VPSHLB	Packed Shift Logical Bytes	3		XOP				
VPSHLD	Packed Shift Logical Doublewords	3		ХОР				
VPSHLQ	Packed Shift Logical Quadwords	3		XOP				
VPSHLW	Packed Shift Logical Words	3		XOP				
VPSHUFB	Packed Shuffle Byte	3		AVX, AVX2 <sup>4</sup>				
VPSHUFD	Packed Shuffle Doublewords	3		AVX, AVX2 <sup>4</sup>				
VPSHUFHW	Packed Shuffle High Words	3		AVX, AVX2 <sup>4</sup>				
VPSHUFLW	Packed Shuffle Low Words	3		AVX, AVX2 <sup>4</sup>				
VPSIGNB	Packed Sign Byte	3		AVX, AVX2 <sup>4</sup>				
VPSIGND	Packed Sign Doubleword	3		AVX, AVX2 <sup>4</sup>				
VPSIGNW	Packed Sign Word	3		AVX, AVX2 <sup>4</sup>				
VPSLLD	Packed Shift Left Logical Doublewords	3		AVX, AVX2 <sup>4</sup>				
VPSLLDQ	Packed Shift Left Logical Double Quadword	3		AVX, AVX2 <sup>4</sup>				
VPSLLQ	Packed Shift Left Logical Quadwords	3		AVX, AVX2 <sup>4</sup>				
VPSLLVD	Variable Shift Left Logical Doublewords	3		AVX2				
VPSLLVQ	Variable Shift Left Logical Quadwords	3		AVX2				
VPSLLW	Packed Shift Left Logical Words	3		AVX, AVX2 <sup>4</sup>				
VPSRAD	Packed Shift Right Arithmetic Doublewords	3		AVX, AVX2 <sup>4</sup>				
VPSRAVD	Variable Shift Right Arithmetic Doublewords	3		AVX2				

Notes:

1. Columns indicate the instruction groups. Entries indicate the CPUID feature flags(s) indicating support for that instruction. "Base" indicates that no feature flag exists and all processors support this instruction.

2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number and type of operands.

3. MONITOR/MWAIT can execute at privilege level >0 if enabled. See instruction description.

	Instruction Group and CPUID Feature Flag(s) <sup>1</sup>						
Mnemonic	Description	CPL	General- Purpose	SSE	64-Bit Media	x87	System
VPSRAW	Packed Shift Right Arithmetic Words	3		AVX, AVX2 <sup>4</sup>			
VPSRLD	Packed Shift Right Logical Doublewords	3		AVX, AVX2 <sup>4</sup>			
VPSRLDQ	Packed Shift Right Logical Double Quadword	3		AVX, AVX2 <sup>4</sup>			
VPSRLQ	Packed Shift Right Logical Quadwords	3		AVX, AVX2 <sup>4</sup>			
VPSRLVD	Variable Shift Right Logical Doublewords	3		AVX2			
VPSRLVQ	Variable Shift Right Logical Quadwords	3		AVX2			
VPSRLW	Packed Shift Right Logical Words	3		AVX, AVX2 <sup>4</sup>			
VPSUBB	Packed Subtract Bytes	3		AVX, AVX2 <sup>4</sup>			
VPSUBD	Packed Subtract Doublewords	3		AVX, AVX2 <sup>4</sup>			
VPSUBQ	Packed Subtract Quadword	3		AVX, AVX2 <sup>4</sup>			
VPSUBSB	Packed Subtract Signed With Saturation Bytes	3		AVX, AVX2 <sup>4</sup>			
VPSUBSW	Packed Subtract Signed with Saturation Words	3		AVX, AVX2 <sup>4</sup>			
VPSUBUSB	Packed Subtract Unsigned and Saturate Bytes	3		AVX, AVX2 <sup>4</sup>			
VPSUBUSW	Packed Subtract Unsigned and Saturate Words	3		AVX, AVX2 <sup>4</sup>			
VPSUBW	Packed Subtract Words	3		AVX, AVX2 <sup>4</sup>			
VPTEST	Packed Bit Test	3		AVX			
VPUNPCKHBW	Unpack and Interleave High Bytes	3		AVX, AVX2 <sup>4</sup>			
VPUNPCKHDQ	Unpack and Interleave High Doublewords	3		AVX, AVX2 <sup>4</sup>			
VPUNPCKHQDQ	Unpack and Interleave High Quadwords	3		AVX, AVX2 <sup>4</sup>			

1. Columns indicate the instruction groups. Entries indicate the CPUID feature flags(s) indicating support for that instruction. "Base" indicates that no feature flag exists and all processors support this instruction.

2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number and type of operands.

3. MONITOR/MWAIT can execute at privilege level >0 if enabled. See instruction description.

	Instruction Group and CPUID Feature Flag(s) <sup>1</sup>						
Mnemonic	Description	CPL	General- Purpose	SSE	64-Bit Media	x87	System
VPUNPCKHWD	Unpack and Interleave High Words	3		AVX, AVX2 <sup>4</sup>			
VPUNPCKLBW	Unpack and Interleave Low Bytes	3		AVX, AVX2 <sup>4</sup>			
VPUNPCKLDQ	Unpack and Interleave Low Doublewords	3		AVX, AVX2 <sup>4</sup>			
VPUNPCKLQDQ	Unpack and Interleave Low Quadwords	3		AVX, AVX2 <sup>4</sup>			
VPUNPCKLWD	Unpack and Interleave Low Words	3		AVX, AVX2 <sup>4</sup>			
VPXOR	Packed Logical Bitwise Exclusive OR	3		AVX, AVX2 <sup>4</sup>			
VRCPPS	Reciprocal Packed Single- Precision Floating-Point	3		AVX			
VRCPSS	Reciprocal Scalar Single- Precision Floating-Point	3		AVX			
VROUNDPD	Round Packed Double- Precision Floating-Point	3		AVX			
VROUNDPS	Round Packed Single- Precision Floating-Point	3		AVX			
VROUNDSD	Round Scalar Double- Precision Floating-Point	3		AVX			
VROUNDSS	Round Scalar Single- Precision Floating-Point	3		AVX			
VRSQRTPS	Reciprocal Square Root Packed Single-Precision Floating-Point	3		AVX			
VRSQRTSS	Reciprocal Square Root Scalar Single-Precision Floating-Point	3		AVX			
VSHUFPD	Shuffle Packed Double- Precision Floating-Point	3		AVX			
VSHUFPS	Shuffle Packed Single- Precision Floating-Point	3		AVX			

1. Columns indicate the instruction groups. Entries indicate the CPUID feature flags(s) indicating support for that instruction. "Base" indicates that no feature flag exists and all processors support this instruction.

2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number and type of operands.

3. MONITOR/MWAIT can execute at privilege level >0 if enabled. See instruction description.

Instruction			Instruction Group					
	and CPUID Feature Flag(s) <sup>1</sup>							
Mnemonic	Description	CPL	General- Purpose	SSE	64-Bit Media	x87	System	
VSQRTPD	Square Root Packed Double-Precision Floating- Point	3		AVX				
VSQRTPS	Square Root Packed Single-Precision Floating- Point	3		AVX				
VSQRTSD	Square Root Scalar Double-Precision Floating- Point	3		AVX				
VSQRTSS	Square Root Scalar Single- Precision Floating-Point	3		AVX				
VSTMXCSR	Store MXCSR Control/Status Register	3		AVX				
VSUBPD	Subtract Packed Double- Precision Floating-Point	3		AVX				
VSUBPS	Subtract Packed Single- Precision Floating-Point	3		AVX				
VSUBSD	Subtract Scalar Double- Precision Floating-Point	3		AVX				
VSUBSS	Subtract Scalar Single- Precision Floating-Point	3		AVX				
VMLOAD	Load State from VMCB	0					SVM	
VMMCALL	Call VMM	0					SVM	
VMRUN	Run Virtual Machine	0					SVM	
VMSAVE	Save State to VMCB	0					SVM	
VTESTPD	Packed Bit Test	3		AVX				
VTESTPS	Packed Bit Test	3		AVX			1	
VUCOMISD	Unordered Compare Scalar Double-Precision Floating-Point	3		AVX				
VUCOMISS	Unordered Compare Scalar Single-Precision Floating-Point	3		AVX				
VUNPCKHPD	Unpack High Double- Precision Floating-Point	3		AVX				

Table D-2.	Instruction Groups and CPUID Feature Flags
------------	--

1. Columns indicate the instruction groups. Entries indicate the CPUID feature flags(s) indicating support for that instruction. "Base" indicates that no feature flag exists and all processors support this instruction.

2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number and type of operands.

3. MONITOR/MWAIT can execute at privilege level >0 if enabled. See instruction description.

Instruction				Instruction Group and CPUID Feature Flag(s) <sup>1</sup>					
Mnemonic	Description	CPL	General- Purpose	SSE	64-Bit Media	x87	System		
VUNPCKHPS	Unpack High Single- Precision Floating-Point	3		AVX					
VUNPCKLPD	Unpack Low Double- Precision Floating-Point	3		AVX					
VUNPCKLPS	Unpack Low Single- Precision Floating-Point	3		AVX					
VXORPD	Logical Bitwise Exclusive OR Packed Double- Precision Floating-Point	3		AVX					
VXORPS	Logical Bitwise Exclusive OR Packed Single- Precision Floating-Point	3		AVX					
VZEROALL	Zero All YMM Registers	3		AVX					
VZEROUPPER	Zero All YMM Registers Upper	3		AVX					
WAIT	Wait for x87 Floating-Point Exceptions	3				X87			
WBINVD	Writeback and Invalidate Caches	0					Base		
WRFSBASE	Write FS.base	3					FSGSBASE		
WRGSBASE	Write GS.base	3					FSGSBASE		
WRMSR	Write to Model-Specific Register	0					MSR		
XADD	Exchange and Add	3	Base						
XCHG	Exchange	3	Base						
XGETBV	Get Extended Control Register Value	3		XSAVE					
XLAT	Translate Table Index	3	Base						
XLATB	Translate Table Index (No Operands)	3	Base						
XOR	Exclusive OR	3	Base						
XORPD	Logical Bitwise Exclusive OR Packed Double- Precision Floating-Point	3		SSE2					

1. Columns indicate the instruction groups. Entries indicate the CPUID feature flags(s) indicating support for that instruction. "Base" indicates that no feature flag exists and all processors support this instruction.

2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number and type of operands.

3. MONITOR/MWAIT can execute at privilege level >0 if enabled. See instruction description.

Instruction			Instruction Group and CPUID Feature Flag(s) <sup>1</sup>					
Mnemonic	Description	CPL	General- Purpose	SSE	64-Bit Media	x87	System	
XORPS	Logical Bitwise Exclusive OR Packed Single- Precision Floating-Point	3		SSE				
XRSTOR	Restore Extended States	3		XSAVE				
XSAVE	Save Extended States	3		XSAVE				
XSAVEOPT	Save Extended States Performance Optimized	3		XSAVEOPT				
XSETBV	Set Extended Control Register Value	3		XSAVE				

## Table D-2. Instruction Groups and CPUID Feature Flags

Notes:

1. Columns indicate the instruction groups. Entries indicate the CPUID feature flags(s) indicating support for that instruction. "Base" indicates that no feature flag exists and all processors support this instruction.

2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number and type of operands.

3. MONITOR/MWAIT can execute at privilege level >0 if enabled. See instruction description.

AMD64 Technology

# Appendix E Obtaining Processor Information Via the CPUID Instruction

This appendix specifies the information that software can obtain about the processor on which it is running by executing the CPUID instruction. The information in this appendix supersedes the contents of the *CPUID Specification*, order #25481, which is now obsolete.

The CPUID instruction is described on page 153. This appendix does not replace the CPUID instruction reference information presented there.

The CPUID instruction behaves much like a function call. Parameters are passed to the instruction via registers and on execution the instruction loads specific registers with return values. These return values can be interpreted by software based on the field definitions and their assigned meanings.

The first input parameter is the *function number* which is passed to the instruction via the EAX register. Some functions also accept a second input parameter passed via the ECX register. Values are returned via the EAX, EBX, ECX, and EDX registers. Software should not assume that any values written to these registers prior to the execution of CPUID instruction will be retained after the instruction executes (even those that are marked reserved).

The description of each return value breaks the value down into one or more named *fields* which represent a bit position or contiguous range of bits. All bit positions that are not defined as fields are reserved. The value of bits within reserved ranges cannot be relied upon to be zero. Software must mask off all reserved bits in the return value prior to making any value comparisons of represented information.

This appendix applies to all AMD processors with a family designation of 0Fh or greater.

## E.1 Special Notational Conventions

The following special notation conventions are used in this appendix:

• The notation (standard throughout this APM) for representing the function number, optional input parmeter, and the information returned is as follows:

CPUID FnXXXX\_XXXX\_RRR[FieldName]\_xYYY.

Where:

- *XXXX\_XXXX* is the function number represented in hexadecimal (passed to the instruction in EAX).
- *RRR* is one of {EDX, ECX, EBX, EAX} and represents a register holding a return value.
- *YYY* represents the optional input parameter passed in the ECX register expressed as a hexadecimal number. If this parameter is not used, the characters represented by \_x*YYY* are ommitted from the notation.

AMD64 Technology

- *FieldName* identifies a specific named element of processor information represented by a specific bit range (1 or more bits wide) within the *RRR* register.
- The notation CPUID Fn*XXXX\_XXX\_RRR* is used when referring to one of the registers that holds information returned by the instruction.
- The notation CPUID FnXXXX\_XXXX or FnXXXX\_XXXX is used to refer to a specific function number.
- Most one-bit fields indicate support or non-support of a specific processor feature. By convention, (unless otherwise noted) a value of 1 means that the feature is supported by the processor and a value of 0 means that the feature is not supported by the processor.

## E.2 Standard and Extended Function Numbers

The CPUID instruction supports two sets or ranges of function numbers: standard and extended.

- The smallest function number of the standard function range is Fn0000\_0000. The largest function number of the standard function range, for a particular implementation, is returned in CPUID Fn0000\_0000\_EAX.
- The smallest function number of the extended function range is Fn8000\_0000. The largest function number of the extended function range, for a particular implementation, is returned in CPUID Fn8000\_0000\_EAX.

# E.3 Standard Feature Function Numbers

This section describes each of the defined CPUID functions in the standard range.

## E.3.1 Function 0h—Maximum Standard Function Number and Vendor String

This function number provides information about the maximum standard function number supported on this processor and a string that identifies the vendor of the product.

## CPUID Fn0000\_0000\_EAX Largest Standard Function Number

The value returned in EAX provides the largest standard function number supported by this processor.

Bits	Field Name	Description
31:0	LFuncStd	Largest standard function. The largest CPUID standard function input value supported by the processor implementation.

## CPUID Fn0000\_0000\_E[D,C,B]X Processor Vendor

The values returned in EBX, EDX, and ECX together provide a 12-character string identifying the vendor of this processor. Each register supplies 4 characters. The leftmost character of each substring

is stored in the least significant bit position in the register. The string is the concatenation of the contents of EBX, EDX, and ECX in left to right order. No null terminator is included in the string.

CPUID Fn8000\_0000\_E[D,C,B]X return the same values as this function.

Bits	Field Name	Description
31:0	Vendor	Four characters of the 12-byte character string (encoded in ASCII) "AuthenticAMD". See Table E-1 below.

## Table E-1. CPUID Fn0000\_0000\_E[D,C,B]X values

Register	Value	Description
CPUID Fn0000_0000_EBX	6874_7541h	The ASCII characters "h t u A".
CPUID Fn0000_0000_ECX	444D_4163h	The ASCII characters "D M A c".
CPUID Fn0000_0000_EDX	6974_6E65h	The ASCII characters "i t n e".

## E.3.2 Function 1h—Processor and Processor Feature Identifiers

This function number identifies the processor family, model, and stepping and provides feature support information.

## CPUID Fn0000\_0001\_EAX Family, Model, Stepping Identifiers

The value returned in EAX provides the family, model, and stepping identifiers. Three values are used by software to identify a processor: Family, Model, and Stepping.

Bits	Field Name	Description
31:28	—	Reserved.
27:20	ExtFamily	Processor extended family. See above for definition of Family[7:0].
19:16	ExtModel	Processor extended model. See above for definition of Model[7:0].
15:12	—	Reserved.
11:8	BaseFamily	Base processor family. See above for definition of Family[7:0].
7:4	BaseModel	Base processor model. See above for definition of Model[7:0].
3:0	Stepping	Processor stepping. Processor stepping (revision) for a specific model.

The processor *Family* identifies one or more processors as belonging to a group that possesses some common definition for software or hardware purposes. The *Model* specifies one instance of a processor family. The *Stepping* identifies a particular version of a specific model. Therefore, Family, Model and Stepping, when taken together, form a unique identification or signature for a processor.

The **Family** is an 8-bit value and is defined as: **Family**[7:0] = ( $\{0000b,BaseFamily[3:0]\} + ExtFamily[7:0]$ ). For example, if BaseFamily[3:0] = Fh and ExtFamily[7:0] = 01h, then Family[7:0] =

AMD64 Technology

10h. If BaseFamily[3:0] is less than Fh, then ExtFamily is reserved and Family is equal to BaseFamily[3:0].

**Model** is an 8-bit value and is defined as: **Model[7:0]** = {ExtModel[3:0],BaseModel[3:0]}. For example, if ExtModel[3:0] = Eh and BaseModel[3:0] = 8h, then Model[7:0] = E8h. If BaseFamily[3:0] is less than 0Fh, then ExtModel is reserved and Model is equal to BaseModel[3:0].

The value returned by CPUID Fn8000\_0001\_EAX is equivalent to CPUID Fn0000\_0001\_EAX.

## CPUID Fn0000\_0001\_EBX LocalApicId, LogicalProcessorCount, CLFlush

The value returned in EBX provides miscellaneous information regarding the processor brand, the number of logical threads per processor socket, the CLFLUSH instruction, and APIC.

Bits	Field Name	Description
31:24	LocalApicId	Initial local APIC physical ID. The 8-bit value assigned to the local APIC physical ID register at power-up. Some of the bits of LocalApicId represent the core within a processor and other bits represent the processor ID. See the APIC20 "APIC ID" register in the processor BKDG for details.
23:16	LogicalProcessor Count	Logical processor count. If CPUID Fn0000_0001_EDX[HTT] = 1 then LogicalProcessorCount is the number of cores per processor. If CPUID Fn0000_0001_EDX[HTT] = 0 then LogicalProcessorCount is reserved. See E.5.1 [Legacy Method].
15:8	CLFlush	CLFLUSH size. Specifies the size of a cache line in quadwords flushed by the CLFLUSH instruction. See "CLFLUSH" in APM3.
7:0	8BitBrandId	8-bit brand ID. This field, in conjunction with CPUID Fn8000_0001_EBX[BrandId], is used by the system firmware to generate the processor name string. See the appropriate processor revision guide for how to program the processor name string.

## CPUID Fn0000\_0001\_ECX Feature Identifiers

The value returned in ECX contains the following miscellaneous feature identifiers:

Bits	Field Name	Description
31	—	RAZ. Reserved for use by hypervisor to indicate guest status.
30	RDRAND	RDRAND instruction support.
29	F16C	Half-precision convert instruction support. See "Half-Precision Floating-Point Conversion" in APM1 and listings for individual F16C instructions in APM4.
28	AVX	AVX instruction support. See APM4.
27	OSXSAVE	XSAVE (and related) instructions are enabled. See "OSXSAVE" in APM2
26	XSAVE	XSAVE (and related) instructions are supported by hardware. See "XSAVE/XRSTOR Instructions" in APM2.

Bits	Field Name	Description
25	AES	AES instruction support. See "AES Instructions" in APM4.
24	—	Reserved.
23	POPCNT	POPCNT instruction. See "POPCNT" in APM3.
22		MOVBE: MOVBE instruction support.
21	—	Reserved.
20	SSE42	SSE4.2 instruction support. "Determining Media and x87 Feature Supprt" in APM2 and individual SSE4.2 instruction listings in APM4.
19	SSE41	SSE4.1 instruction support. See individual instruction listings in APM4
18:14	—	Reserved.
13	CMPXCHG16B	CMPXCHG16B instruction support. See "CMPXCHG16B" in APM3.
12	FMA	FMA instruction support.
11:10	—	Reserved.
9	SSSE3	Supplemental SSE3 instruction support.
8:4	—	Reserved.
3	MONITOR	MONITOR/MWAIT instructions. See "MONITOR" and "MWAIT" in APM3.
2	—	Reserved.
1	PCLMULQDQ	PCLMULQDQ instruction support. See instruction reference page for the PCLMULQDQ / VPCLMULQDQ instruction in APM4.
0	SSE3	SSE3 instruction support. See Appendix D "Instruction Subsets and CPUID Feature Sets" in APM3 for the list of instructions covered by the SSE3 feature bit. See APM4 for the definition of the SSE3 instructions.

## CPUID Fn0000\_0001\_EDX Feature Identifiers

The value returned in EDX contains the following miscellaneous feature identifiers:

Bits	Field Name	Description
31:29	—	Reserved.
28	НТТ	Hyper-threading technology. Indicates either that there is more than one thread per core or more than one core per processor. See "Legacy Method" on page 620.
27	—	Reserved.
26	SSE2	SSE2 instruction support. See Appendix D "CPUID Feature Sets" in APM3.
25	SSE	SSE instruction support. See Appendix D "CPUID Feature Sets" in APM3 appendix and "64-Bit Media Programming" in APM1.
24	FXSR	FXSAVE and FXRSTOR instructions. See "FXSAVE" and "FXRSTOR" in APM4.
23	ММХ	MMX <sup>™</sup> instructions. See Appendix D "CPUID Feature Sets" in APM3 and "128-Bit Media and Scientific Programming" in APM1.
22:20	—	Reserved.
19	CLFSH	CLFLUSH instruction support. See "CLFLUSH" in APM3.

Bits	Field Name	Description
18	—	Reserved.
17	PSE36	Page-size extensions. The PDE[20:13] supplies physical address [39:32]. See "Page Translation and Protection" in APM2.
16	PAT	Page attribute table. See "Page-Attribute Table Mechanism" in APM2.
15	CMOV	Conditional move instructions. See "CMOV", "FCMOV" in APM3.
14	MCA	Machine check architecture. See "Machine Check Mechanism" in APM2.
13	PGE	Page global extension. See "Page Translation and Protection" in APM2.
12	MTRR	Memory-type range registers. See "Page Translation and Protection" in APM2.
11	SysEnterSysExit	SYSENTER and SYSEXIT instructions. See "SYSENTER", "SYSEXIT" in APM3.
10	—	Reserved.
9	APIC	Avanced programmable interrupt controller. Indicates APIC exists and is enabled. See "Exceptions and Interrupts" in APM2.
8	CMPXCHG8B	CMPXCHG8B instruction. See "CMPXCHG8B" in APM3.
7	MCE	Machine check exception. See "Machine Check Mechanism" in APM2.
6	PAE	Physical-address extensions. Indicates support for physical addresses <sup>3</sup> 32b. Number of physical address bits above 32b is implementation specific. See "Page Translation and Protection" in APM2.
5	MSR	AMD model-specific registers. Indicates support for AMD model-specific registers (MSRs), with RDMSR and WRMSR instructions. See "Model Specific Registers" in APM2.
4	TSC	Time stamp counter. RDTSC and RDTSCP instruction support. See "Debug and Performance Resources" in APM2.
3	PSE	Page-size extensions. See "Page Translation and Protection" in APM2.
2	DE	Debugging extensions. See "Debug and Performance Resources" in APM2.
1	VME	Virtual-mode enhancements. CR4.VME, CR4.PVI, software interrupt indirection, expansion of the TSS with the software, indirection bitmap, EFLAGS.VIF, EFLAGS.VIP. See "System Resources" in APM2.
0	FPU	x87 floating point unit on-chip. See "x87 Floating Point Programming" in APM1.

## E.3.3 Functions 2h-4h-Reserved

## CPUID Fn0000\_000[4:2] Reserved

These function numbers are reserved.

## E.3.4 Function 5h—Monitor and MWait Features

This function provides feature identifiers for the MONITOR and MWAIT instructions. For more information see the description of the MONITOR instruction on page 375 and the MWAIT instruction on page 381.

#### CPUID Fn0000\_0005\_EAX Monitor/MWait

The value returned in EAX provides the following information:

Bits	Field Name	Description
31:16	—	Reserved.
15:0	MonLineSizeMin	Smallest monitor-line size in bytes.

#### CPUID Fn0000\_0005\_EBX Monitor/MWait

The value returned in EBX provides the following information:

Bits	Field Name	Description
31:16	—	Reserved.
15:0	MonLineSizeMax	Largest monitor-line size in bytes.

#### CPUID Fn0000\_0005\_ECX Monitor/MWait

The value returned in ECX provides the following information:

Bits	Field Name	Description
31:2	—	Reserved.
1	IBE	Interrupt break-event. Indicates MWAIT can use ECX bit 0 to allow interrupts to cause an exit from the monitor event pending state, even if EFLAGS.IF=0.
0	ЕМХ	Enumerate MONITOR/MWAIT extensions: Indicates enumeration MONITOR/MWAIT extensions are supported.

#### CPUID Fn0000\_0005\_EDX Monitor/MWait

The value returned in EDX is undefined and is reserved.

#### E.3.5 Function 6h—Power Management Related Features

This function provides information about the local APIC timer timebase and the effective frequency interface for the processor.

#### CPUID Fn0000\_0006\_EAX Local APIC Timer Invariance

The value returned in EAX is undefined and is reserved.

Bits	Field Name	Description
31:3	—	Reserved.
2		If set, indicates that the timebase for the local APIC timer is not affected by processor p-state.
1:0	—	Reserved.

## CPUID Fn0000\_0006\_EBX Reserved

The value returned in EBX is undefined and is reserved.

#### CPUID Fn0000\_0006\_ECX Efffective Processor Frequency Interface

The value returned in ECX indicates support of the processor effective frequency interface. For more information on this feature, see "Determining Processor Effective Frequency" in APM2.

Bits	Field Name	Description
31:1	—	Reserved.
0	EffFreq	Effective frequency interface support. If set, indicates presence of MSR0000_00E7 (MPERF) and MSR0000_00E8 (APERF).

#### CPUID Fn0000\_0006\_EDX Reserved

The value returned in EDX is undefined and is reserved.

## E.3.6 Function 7h—Structured Extended Feature Identifiers

#### CPUID Fn0000\_0007\_EAX\_x0 Structured Extended Feature Identifiers (ECX=0)

Bits	Field Name	Description
31:0	MaxSubFn	Returns the number of subfunctions supported. Currently equal to 1.

#### CPUID Fn0000\_0007\_EBX\_x0 Structured Extended Feature Identifiers (ECX=0)

Bits	Field Name	Description
31:9	—	Reserved.
8	BMI2	Bit manipulation group 2 instruction support.
7	SMEP	Supervisor mode execution protection.
6	—	Reserved.
5	AVX2	AVX2 instruction subset support.
4	—	Reserved.
3	BMI1	Bit manipulation group 1 instruction support.

Bits	Field Name	Description
2:1	—	Reserved.
0	FSGSBASE	FS and GS base read write instruction support.

#### CPUID Fn0000\_0007\_ECX\_x0 Structured Extended Feature Identifiers (ECX=0)

Bits	Field Name	Description
31:0	—	Reserved.

#### CPUID Fn0000\_0007\_EDX\_x0 Structured Extended Feature Identifiers (ECX=0)

Bits	Field Name	Description
31:0		Reserved.

#### E.3.7 Functions 8h–Ch—Reserved

#### CPUID Fn0000\_000[C:8] Reserved

These function numbers are reserved.

## E.3.8 Function Dh—Processor Extended State Enumeration

The XSAVE / XRSTOR instructions are used to save and restore x87/MMX FPU and SSE processor state. These instructions allow processor state associated with specific architected features to be selectively saved and restored. This function provides information about extended state support and save area size requirements.

The function has a number of subfunctions specified by the input value passed to the CPUID instruction in the ECX register.

#### Subfunction 0 of Fn0000\_000D

Subfunction 0 provides information about features within the extended processor state management architecture that are supported by the processor.

#### CPUID Fn0000\_000D\_EAX\_x0 Processor Extended State Enumeration (ECX=0)

The value returned in EAX provides a bit mask specifying which of the features defined by the extended processor state architecture are supported by the processor.

Bits	Field Name	Description
31:0	XFeatureSupportedMask[31:0]	Reports the valid bit positions for the lower 32 bits of the XFeatureEnabledMask register. If a bit is set, the corresponding feature is supported. See "XSAVE/XRSTOR Instructions" in APM2.

#### CPUID Fn0000\_000D\_EBX\_x0 Processor Extended State Enumeration (ECX=0)

The value returned in EBX gives the save area size requirement in bytes based on the features currently enabled in the XFEATURE\_ENABLED\_MASK (XCR0).

Bits	Field Name	Description
31:0	XFeatureEnabledSizeMax	Size in bytes of XSAVE/XRSTOR area for the currently enabled features in XCR0.

#### CPUID Fn0000\_000D\_ECX\_x0 Processor Extended State Enumeration (ECX=0)

The value returned in ECX gives the save area size requirement in bytes for all extended state management features supported by the processor (whether enabled or not).

Bits	Field Name	Description
31:0		Size in bytes of XSAVE/XRSTOR area for all features that the core supports. See XFeatureEnabledSizeMax.

#### CPUID Fn0000\_000D\_EDX\_x0 Processor Extended State Enumeration (ECX=0)

The value returned in EDX provides a bit mask specifying which of the features defined by the extended processor state architecture are supported by the processor.

Bits	Field Name	Description
31:0	XFeatureSupportedMask[63:32]	Reports the valid bit positions for the upper 32 bits of the XFeatureEnabledMask register. If a bit is set, the corresponding feature is supported.

See "XSAVE/XRSTOR Instructions" in APM2 and reference pages for the individual instructions in APM4.

## Subfunction 1 of Fn0000\_000D

Subfunction 1 provides additional information about features within the extended processor state management architecture that are supported by the processor.

#### CPUID Fn0000\_000D\_EAX\_x1 Processor Extended State Enumeration (ECX=1)

Bits	Field Name	Description
31:1		Reserved.
0	XSAVEOPT	XSAVEOPT is available.

#### CPUID Fn0000\_000D\_E[D,C,B]X\_x1 Processor Extended State Enumeration (ECX=1)

The values returned in EBX, ECX, and EDX for subfunction 1 are undefined and are reserved.

## Subfunction 2 of Fn0000\_000D

Subfunction 2 provides information about the size and offset of the 256-bit SSE vector floating point processor unit state save area.

## CPUID Fn0000\_000D\_EAX\_x2 Processor Extended State Enumeration (ECX=2)

The value returned in EAX provides information about the size of the 256-bit SSE vector floating point processor unit state save area.

Bits	Field Name	Description
31:0	YmmSaveStateSize	YMM state save size. The state save area size in bytes for The YMM registers.

## CPUID Fn0000\_000D\_EBX\_x2 Processor Extended State Enumeration (ECX=2)

The value returned in EBX provides information about the offset of the 256-bit SSE vector floating point processor unit state save area from the base of the extended state (XSAVE/XRSTOR) save area.

Bits	Field Name	Description	
31:0	YmmSaveStateOffset	YMM state save offset. The offset in bytes from the base of the extended state save area of the YMM register state save area.	

## CPUID Fn0000\_000D\_E[D,C]X\_x2 Processor Extended State Enumeration (ECX=2)

The values returned in ECX and EDX for subfunction 2 are undefined and are reserved.

If CPUID Fn0000\_000D is executed with a subfunction (passed in ECX) greater than 2 but less than 3Eh, the instruction returns all zeros in the EAX, EBX, ECX, and EDX registers.

## Subfunction 3Eh of Fn0000\_000D

Subfunction 3Eh provides information about the size and offset of the Lightweight Profiling (LWP) unit state save area.

## CPUID Fn0000\_000D\_EAX\_x3E Processor Extended State Enumeration (ECX=62)

The value returned in EAX provides the size of the Lightweight Profiling (LWP) unit state save area.

Bits	Field Name	Description
31:0		LWP state save area size. The size of the save area for LWP state in bytes. See "Lightweight Profiling" in APM2.

#### CPUID Fn0000\_000D\_EBX\_x3E Processor Extended State Enumeration (ECX=62)

The value returned in EBX provides the offset of the Lightweight Profiling (LWP) unit state save area from the base of the extended state (XSAVE/XRSTOR) save area.

Bits	Field Name	Description
31:0	LwpSaveStateOffset	LWP state save byte offset. The offset in bytes from the base of the extended state save area of the state save area for LWP. See "Lightweight Profiling" in APM2.

#### CPUID Fn0000\_000D\_E[D,C]X\_x3E Processor Extended State Enumeration (ECX=62)

The values returned in ECX and EDX for subfunction 3Eh are undefined and are reserved.

## Subfunctions of Fn0000\_000D greater than 3Eh

For CPUID Fn0000\_000D, if the subfunction (specified by contents of ECX) passed as input to the instruction is greater than 3Eh, the instruction returns zero in the EAX, EBX, ECX, and EDX registers.

## E.3.9 Functions 4000\_0000h-4000\_FFh-Reserved for Hypervisor Use

#### CPUID Fn4000\_00[FF:00] Reserved

These function numbers are reserved for use by the virtual machine monitor.

## E.4 Extended Feature Function Numbers

This section describes each of the defined CPUID functions in the extended range.

# E.4.1 Function 8000\_0000h—Maximum Extended Function Number and Vendor String

This function provides information about the maximum extended function number supported on this processor and a string that identifies the vendor of the product.

#### CPUID Fn8000\_0000\_EAX Largest Extended Function Number

The value returned in EAX provides the largest extended function number supported by the processor.

Bits	Field Name	Description	
31:0	II FUNCEXT	Largest extended function. The largest CPUID extended function input value supported by the processor implementation.	

## CPUID Fn8000\_0000\_E[D,C,B]X Processor Vendor

The values returned in EBX, ECX, and EDX together provide a 12-character string identifying the vendor of this processor. The output string is the same as the one returned by Fn0000\_0000. See CPUID Fn0000\_0000\_E[D,C,B]X on page 590 for more details.

Bits	Field Name	Description
31:0	Vendor	Four characters of the 12-byte character string (encoded in ASCII) "AuthenticAMD". See Table E-2 below.

## Table E-2. CPUID Fn8000\_0000\_E[D,C,B]X values

Register	Value	Description
CPUID Fn8000_0000_EBX	6874_7541h	The ASCII characters "h t u A".
CPUID Fn8000_0000_ECX	444D_4163h	The ASCII characters "D M A c".
CPUID Fn8000_0000_EDX	6974_6E65h	The ASCII characters "i t n e".

## E.4.2 Function 8000\_0001h—Extended Processor and Processor Feature Identifiers

#### CPUID Fn8000\_0001\_EAX AMD Family, Model, Stepping

The value returned in EAX provides the family, model, and stepping identifiers. Three values are used by software to identify a processor: Family, Model, and Stepping. The value returned in EAX is the same as the value returned in EAX for Fn0000\_0001. See CPUID Fn0000\_0001\_EAX on page 591 for more details on the field definitions.

Bits	Field Names	Description
31:0	Family, Model, Stepping	See: CPUID Fn0000_0001_EAX.

#### CPUID Fn8000\_0001\_EBX BrandId Identifier

The value returned in EBX provides package type and a 16-bit processor name string identifiers.

Bits	Field Name	Description
31:28		Package type. If (Family[7:0] >= 10h), this field is valid. If (Family[7:0]<10h), this field is reserved.
27:16	—	Reserved.
15:0		Brand ID. This field, in conjunction with CPUID Fn0000_0001_EBX[8BitBrandId], is used by system firmware to generate the processor name string. See your processor revision guide for how to program the processor name string.

For processor families 10h and greater, PkgType is described in the *BIOS and Kernel Developer's Guide* for the product.

## CPUID Fn8000\_0001\_ECX Feature Identifiers

This function contains the following miscellaneous feature identifiers:

Bits	Field Name	Description
31:28	—	Reserved.
27	PerfTsc	Performance time-stamp counter. Indicates support for MSRC001_0280 [Performance Time Stamp Counter].
26	DataBreakpointEx tension	Data access breakpoint extension. Indicates support for MSRC001_1027 and MSRC001_101[B:9].
25	—	Reserved
24	PerfCtrExtNB	NB performance counter extensions support. Indicates support for MSRC001_024[6,4,2,0] and MSRC001_024[7,5,3,1].
23	PerfCtrExtCore	Processor performance counter extensions support. Indicates support for MSRC001_020[A,8,6,4,2,0] and MSRC001_020[B,9,7,5,3,1].
22	TopologyExtensio ns	Topology extensions support. Indicates support for CPUID Fn8000_001D_EAX_x[N:0]-CPUID Fn8000_001E_EDX.
21	ТВМ	Trailing bit manipulation instruction support.
20	—	Reserved.
19	—	Reserved.
18	—	Reserved.
17	—	Reserved.
16	FMA4	Four-operand FMA instruction support.
15	LWP	Lightweight profiling support. See "Lightweight Profiling" in APM2 and reference pages for individual LWP instructions in APM3.
14	—	Reserved.
13	WDT	Watchdog timer support. See APM2 and APM3. Indicates support for MSRC001_0074.
12	SKINIT	SKINIT and STGI are supported. Indicates support for SKINIT and STGI, independent of the value of MSRC000_0080[SVME]. See APM2 and APM3.
11	XOP	Extended operation support.
10	IBS	Instruction based sampling. See "Instruction Based Sampling" in APM2.
9	OSVW	OS visible workaround. Indicates OS-visible workaround support. See "OS Visible Work-around (OSVW) Information" in APM2.
8	3DNowPrefetch	PREFETCH and PREFETCHW instruction support. See "PREFETCH" and "PREFETCHW" in APM3.
7	MisAlignSse	Misaligned SSE mode. See "Misaligned Access Support Added for SSE Instructions" in APM1.
6	SSE4A	EXTRQ, INSERTQ, MOVNTSS, and MOVNTSD instruction support. See "EXTRQ", "INSERTQ", "MOVNTSS", and "MOVNTSD" in APM4.

Bits	Field Name	Description
5	ABM	Advanced bit manipulation. LZCNT instruction support. See "LZCNT" in APM3.
4	AltMovCr8	LOCK MOV CR0 means MOV CR8. See "MOV(CRn)" in APM3.
3	ExtApicSpace	Extended APIC space. This bit indicates the presence of extended APIC register space starting at offset 400h from the "APIC Base Address Register," as specified in the BKDG.
2	SVM	Secure virtual machine. See "Secure Virtual Machine" in APM2.
1	CmpLegacy	Core multi-processing legacy mode. See "Legacy Method" on page 620.
0	LahfSahf	LAHF and SAHF instruction support in 64-bit mode. See "LAHF" and "SAHF" in APM3.

## CPUID Fn8000\_0001\_EDX Feature Identifiers

This function contains the following miscellaneous feature identifiers:

Bits	Field Name	Description
31	3DNow	3DNow!™ instructions. See Appendix D "Instruction Subsets and CPUID Feature Sets" in APM3.
30	3DNowExt	AMD extensions to 3DNow! instructions. See Appendix D "Instruction Subsets and CPUID Feature Sets" in APM3.
29	LM	Long mode. See "Processor Initialization and Long-Mode Activation" in APM2.
28	—	Reserved.
27	RDTSCP	RDTSCP instruction. See "RDTSCP" in APM3.
26	Page1GB	1-GB large page support. See "1-GB Paging Support" in APM2.
25	FFXSR	FXSAVE and FXRSTOR instruction optimizations. See "FXSAVE" and "FXRSTOR" in APM4.
24	FXSR	FXSAVE and FXRSTOR instructions. Same as CPUID Fn0000_0001_EDX[FXSR].
23	MMX	MMX <sup>™</sup> instructions. Same as CPUID Fn0000_0001_EDX[MMX].
22	MmxExt	AMD extensions to MMX instructions. See Appendix D "Instruction Subsets and CPUID Feature Sets" in APM3 and "128-Bit Media and Scientific Programming" in APM1.
21	—	Reserved.
20	NX	No-execute page protection. See "Page Translation and Protection" in APM2.
19:18	—	Reserved.
17	PSE36	Page-size extensions. Same as CPUID Fn0000_0001_EDX[PSE36].
16	PAT	Page attribute table. Same as CPUID Fn0000_0001_EDX[PAT].
15	CMOV	Conditional move instructions. Same as CPUID Fn0000_0001_EDX[CMOV].
14	MCA	Machine check architecture. Same as CPUID Fn0000_0001_EDX[MCA].
13	PGE	Page global extension. Same as CPUID Fn0000_0001_EDX[PGE].
12	MTRR	Memory-type range registers. Same as CPUID Fn0000_0001_EDX[MTRR].
11	SysCallSysRet	SYSCALL and SYSRET instructions. See "SYSCALL" and "SYSRET" in APM3.

Bits	Field Name	Description
10	—	Reserved.
9	APIC	Advanced programmable interrupt controller. Same as CPUID Fn0000_0001_EDX[APIC].
8	CMPXCHG8B	CMPXCHG8B instruction. Same as CPUID Fn0000_0001_EDX[CMPXCHG8B].
7	MCE	Machine check exception. Same as CPUID Fn0000_0001_EDX[MCE].
6	PAE	Physical-address extensions. Same as CPUID Fn0000_0001_EDX[PAE].
5	MSR	AMD model-specific registers. Same as CPUID Fn0000_0001_EDX[MSR].
4	TSC	Time stamp counter. Same as CPUID Fn0000_0001_EDX[TSC].
3	PSE	Page-size extensions. Same as CPUID Fn0000_0001_EDX[PSE].
2	DE	Debugging extensions. Same as CPUID Fn0000_0001_EDX[DE].
1	VME	Virtual-mode enhancements. Same as CPUID Fn0000_0001_EDX[VME].
0	FPU	x87 floating-point unit on-chip. Same as CPUID Fn0000_0001_EDX[FPU].

## E.4.3 Functions 8000\_0002h-8000\_0004h—Extended Processor Name String

## CPUID Fn8000\_000[4:2]\_E[D,C,B,A]X Processor Name String Identifier

The three extended functions from Fn8000\_0002 to Fn8000\_0004 are programmed to return a null terminated ASCII string up to 48 characters in length corresponding to the processor name.

Bits	Field Name	Description
31:0	ProcName	Four characters of the extended processor name string.

The 48 character maximum includes the terminating null character. The 48 character string is ordered first to last (left to right) as follows:

Fn8000\_0002[EAX[7:0],..., EAX[31:24], EBX[7:0],..., EBX[31:24], ECX[7:0],..., ECX[31:24],EDX[7:0],..., EDX[31:24]], Fn8000\_0003[EAX[7:0],..., EAX[31:24], EBX[7:0],..., EBX[31:24], ECX[7:0],..., ECX[31:24], EDX[7:0],..., EDX[31:24]], Fn8000\_0004[EAX[7:0],..., EAX[31:24], EBX[7:0],..., EBX[31:24], ECX[7:0],..., ECX[31:24], EDX[7:0],..., EDX[31:24]].

The extended processor name string is programmed by system firmware. See your processor revision guide for information about how to display the extended processor name string.

## E.4.4 Function 8000\_0005h—L1 Cache and TLB Information

This function provides first level cache TLB characteristics for the processor that executes the instruction.

## CPUID Fn8000\_0005\_EAX L1 TLB 2M/4M Information

#### 24594—Rev. 3.21—October 2013

The value returned in EAX provides information about the L1 TLB for 2-MB and 4-MB pages.

Bits	Field Name	Description
31:24	I IDIDZANO4WASSOC	Data TLB associativity for 2-MB and 4-MB pages. Encoding is per Table E-3 below.
23:16		Data TLB number of entries for 2-MB and 4-MB pages. The value returned is for the number of entries available for the 2-MB page size; 4-MB pages require two 2-MB entries, so the number of entries available for the 4-MB page size is one-half the returned value.
15:8	L1ITIb2and4MAssoc	Instruction TLB associativity for 2-MB and 4-MB pages. Encoding is per Table E-3 below.
7:0	L1ITlb2and4MSize	Instruction TLB number of entries for 2-MB and 4-MB pages. The value returned is for the number of entries available for the 2-MB page size; 4-MB pages require two 2-MB entries, so the number of entries available for the 4-MB page size is one-half the returned value.

The associativity fields (L1DTlb2and4MAssoc and L1ITlb2and4MAssoc) are encoded as follows:

Table E-3. L1 Cache and TLB Associativity Field Encodings

Associativity	Definition
[7:0]	
00h	Reserved
01h	1 way (direct mapped)
02h–FEh	<i>n</i> -way associative. (field encodes <i>n</i> )
FFh	Fully associative

#### CPUID Fn8000\_0005\_EBX L1 TLB 4K Information

The value returned in EBX provides information about the L1 TLB for 4-KB pages.

Bits	Field Name	Description
31:24	L1DTlb4KAssoc	Data TLB associativity for 4 KB pages. Encoding is per Table E-3 above.
23:16	L1DTlb4KSize	Data TLB number of entries for 4 KB pages.
15:8	L1ITIb4KAssoc	Instruction TLB associativity for 4 KB pages. Encoding is per Table E-3 above.
7:0	L1ITlb4KSize	Instruction TLB number of entries for 4 KB pages.

The associativity fields (L1DTlb4KAssoc and L1ITlb4KAssoc) are encoded as specified in Table E-3 on page 605.

#### CPUID Fn8000\_0005\_ECX L1 Data Cache Information

The value returned in ECX provides information about the first level data cache.

Bits	Field Name	Description
31:24	L1DcSize	L1 data cache size in KB.
23:16	L1DcAssoc	L1 data cache associativity. Encoding is per Table E-3.
15:8	L1DcLinesPerTag	L1 data cache lines per tag.
7:0	L1DcLineSize	L1 data cache line size in bytes.

The associativity field (L1DcAssoc) is encoded as specified in Table E-3 on page 605.

## CPUID Fn8000\_0005\_EDX L1 Instruction Cache Information

The value returned in EDX provides information about the first level instruction cache.

Bits	Field Name	Description
31:24	L1IcSize	L1 instruction cache size KB.
23:16	L1IcAssoc	L1 instruction cache associativity. Encoding is per Table E-3.
15:8	L1lcLinesPerTag	L1 instruction cache lines per tag.
7:0	L1IcLineSize	L1 instruction cache line size in bytes.

The associativity field (L1IcAssoc) is encoded as specified in Table E-3 on page 605.

## E.4.5 Function 8000\_0006h—L2 Cache and TLB and L3 Cache Information

This function provides the second level cache and TLB characteristics for the processor that executes the instruction. The EDX register returns the processor's third level cache characteristics that are shared by all cores of the processor.

## CPUID Fn8000\_0006\_EAX L2 TLB 2M/4M Information

The value returned in EAX provides information about the L2 TLB for 2-MB and 4-MB pages.

Bits	Field Name	Description
31:28	L2DTIb2and4MAssoc	L2 data TLB associativity for 2-MB and 4-MB pages. Encoding is per Table E-4 below.
27:16	L2DTlb2and4MSize	L2 data TLB number of entries for 2-MB and 4-MB pages. The value returned is for the number of entries available for the 2 MB page size; 4 MB pages require two 2 MB entries, so the number of entries available for the 4 MB page size is one-half the returned value.
15:12	L2ITIb2and4MAssoc	L2 instruction TLB associativity for 2-MB and 4-MB pages. Encoding is per Table E-4 below.
11:0	L2ITIb2and4MSize	L2 instruction TLB number of entries for 2-MB and 4-MB pages. The value returned is for the number of entries available for the 2 MB page size; 4 MB pages require two 2 MB entries, so the number of entries available for the 4 MB page size is one-half the returned value.

24594—Rev. 3.21—October 2013

AMD<sub>6</sub> AMD64 Technology

The associativity fields (L2DTlb2and4MAssoc and L2ITlb2and4MAssoc) are encoded as follows:

Associativity	Definition
[3:0]	
Oh	L2/L3 cache or TLB is disabled.
1h	Direct mapped.
2h	2-way associative.
4h	4-way associative.
6h	8-way associative.
8h	16-way associative.
Ah	32-way associative.
Bh	48-way associative.
Ch	64-way associative.
Dh	96-way associative.
Eh	128-way associative.
Fh	Fully associative.
All other encodings are reserved.	

Table E-4. L2/L3 Cache and TLB Associativity Field Encoding

## CPUID Fn8000\_0006\_EBX L2 TLB 4K Information

The value returned in EBX provides information about the L2 TLB for 4-KB pages.

Bits	Field Name	Description
31:28	L2DTlb4KAssoc	L2 data TLB associativity for 4-KB pages. Encoding is per Table E-4 above.
27:16	L2DTlb4KSize	L2 data TLB number of entries for 4-KB pages.
15:12	L2ITIb4KAssoc	L2 instruction TLB associativity for 4-KB pages. Encoding is per Table E-4 above.
11:0	L2ITIb4KSize	L2 instruction TLB number of entries for 4-KB pages.

The associativity fields (L2DTlb4KAssoc and L2ITlb4KAssoc) are encoded per Table E-4 above.

#### CPUID Fn8000\_0006\_ECX L2 Cache Information

The value returned in ECX provides information about the L2 cache.

Bits	Field Name	Description
31:16	L2Size	L2 cache size in KB.
15:12	L2Assoc	L2 cache associativity. Encoding is per Table E-4 on page 607.
11:8	L2LinesPerTag	L2 cache lines per tag.
7:0	L2LineSize	L2 cache line size in bytes.

AMD64 Technology

The associativity field (L2Assoc) is encoded per Table E-4 on page 607.

#### CPUID Fn8000\_0006\_EDX L3 Cache Information

The value returned in EDX provides the third level cache characteristics shared by all cores of a physical processor.

Bits	Field Name	Description
31:18	L3Size	Specifies the L3 cache size range: (L3Size[31:18] * 512KB) $\leq$ L3 cache size < ((L3Size[31:18]+1) * 512KB).
17:16	—	Reserved.
15:12	L3Assoc	L3 cache associativity. Encoded per Table E-4 on page 607.
11:8	L3LinesPerTag	L3 cache lines per tag.
7:0	L3LineSize	L3 cache line size in bytes.

The associativity field (L3Assoc) is encoded per Table E-4 on page 607.

## E.4.6 Function 8000\_0007h—Processor Power Management and RAS Capabilities

This function provides information about the power management, power reporting, and RAS capabilities of the processor that executes the instruction. There may be other processor-specific features and reporting capabilities not covered here. Refer to the *BIOS and Kernel Developer's Guide* for your specific product to otain more information.

#### CPUID Fn8000\_0007\_EAX Reserved

Bits	Field Name	Description
31:0	—	Reserved.

#### CPUID Fn8000\_0007\_EBX RAS Capabilities

The value returned in EBX provides information about RAS features that allow system software to detect specific hardware errors.

Bits	Field Name	Description
31:3	—	Reserved.
2	HWA	Hardware assert supported. Indicates support for MSRC001_10[DF:C0].

1	SUCCOR	Software uncorrectable error containment and recovery capability. The processor supports software containment of uncorrectable errors through context synchronizing data poisoning and deferred error interrupts; see APM2, Chapter 9, "Determining Machine-Check Architecture Support."
0		MCA overflow recovery support. If set, indicates that MCA overflow conditions (MCi_STATUS[Overflow]=1) are not fatal; software may safely ignore such conditions. If clear, MCA overflow conditions require software to shut down the system. See APM2, Chapter 9, "Handling Machine Check Exceptions."

#### CPUID Fn8000\_0007\_ECX Processor Power Monitoring Interface

The value returned in ECX provides information about the implementation of the processor power monitoring interface.

Bits	Field Name	Description
31:0	ICDUPWrSample LimeRatio	Specifies the ratio of the compute unit power accumulator sample period to the TSC counter period.

#### CPUID Fn8000\_0007\_EDX Advanced Power Management Features

The value returned in EDX provides information about the advanced power management and power reporting features available. Refer to the *BIOS and Kernel Developer's Guide* for your specific product for a detailed description of the definition of each power management feature.

Bits	Field Name	Description
31:13	—	Reserved.
12	ProcPowerReporting	Core power reporting interface supported.
11	ProcFeedbackInterface	Processor feedback interface. Value: 1. 1=Indicates support for processor feedback interface. <b>Note:</b> This feature is deprecated.
10	EffFreqRO	Read-only effective frequency interface. 1=Indicates presence of MSRC000_00E7 [Read-Only Max Performance Frequency Clock Count (MPerfReadOnly)] and MSRC000_00E8 [Read-Only Actual Performance Frequency Clock Count (APerfReadOnly)].
9	СРВ	Core performance boost.
8	TscInvariant	TSC invariant. The TSC rate is ensured to be invariant across all P-States, C- States, and stop grant transitions (such as STPCLK Throttling); therefore the TSC is suitable for use as a source of time. 0 = No such guarantee is made and software should avoid attempting to use the TSC as a source of time.
7	HwPstate	Hardware P-state control. MSRC001_0061 [P-state Current Limit], MSRC001_0062 [P-state Control] and MSRC001_0063 [P-state Status] exist.
6	100MHzSteps	100 MHz multiplier Control.
5	—	Reserved.
4	ТМ	Hardware thermal control (HTC).
3	TTP	THERMTRIP.

2	VID	Voltage ID control. Function replaced by HwPstate.
1	FID	Frequency ID control. Function replaced by HwPstate.
0	TS	Temperature sensor.

## E.4.7 Function 8000\_0008h—Processor Capacity Parameters

This function provides the size or capacity of various architectural parameters that vary by implementation.

## CPUID Fn8000\_0008\_EAX Long Mode Size Identifiers

The value returned in EAX provides information about the maximum host and guest physical and linear address width (in bits) supported by the processor.

Bits	Field Name	Description
31:24	—	Reserved.
23:16	GuestPhysAddrSize	Maximum guest physical byte address size in bits. This number applies only to guests using nested paging. When this field is zero, refer to the PhysAddrSize field for the maximum guest physical address size. See "Secure Virtual Machine" in APM2.
15:8	LinAddrSize	Maximum linear byte address size in bits.
7:0		Maximum physical byte address size in bits. When GuestPhysAddrSize is zero, this field also indicates the maximum guest physical address size.

The address width reported is the maximum supported in any mode. For long mode capable processors, the size reported is independent of whether long mode is enabled. See "Processor Initialization and Long-Mode Activation" in APM2.

## CPUID Fn8000\_0008\_EBX Reserved

The value returned in EBX is undefined and reserved for future use.

## CPUID Fn8000\_0008\_ECX Size Identifiers

The value returned in ECX provides information about the number of cores supported by the processor, the width of the APIC ID, and the width of the performance time-stamp counter.

Bits	Field Name	Description
31:16	—	Reserved.
17:16	PerfTscSize	Performance time-stamp counter size. Indicates the size of MSRC001_0280[PTSC].BitsDescription00b40 bits01b48 bits10b56 bits11b64 bits
15:12	ApicIdCoreIdSize	APIC ID size. The number of bits in the initial APIC20[ApicId] value that indicate core ID within a processor. A zero value indicates that legacy methods must be used to derive the maximum number of cores. The size of this field determines the maximum number of cores (MNC) that the processor could theoretically support, not the actual number of cores that are actually implemented or enabled on the processor, as indicated by CPUID Fn8000_0008_ECX[NC]. if (ApicIdCoreIdSize[3:0] == 0){ // Used by legacy dual-core/single-core processors MNC = CPUID Fn8000_0008_ECX[NC] + 1; } else { // use ApicIdCoreIdSize[3:0] field MNC = (2 ^ ApicIdCoreIdSize[3:0]); }
11:8	—	Reserved.
7:0	NC	Number of physical cores - 1. The number of cores in the processor is NC+1 (e.g., if NC = 0, then there is one core). See "Legacy Method" on page 620.

### CPUID Fn8000\_0008\_EDX Reserved

The value returned in EDX for this function is undefined and is reserved.

### E.4.8 Function 8000\_0009h—Reserved

### CPUID Fn8000\_0009 Reserved

This function is reserved.

# E.4.9 Function 8000\_000Ah—SVM Features

This function provides information about the SVM features that the processory supports. If SVM is not supported (CPUID  $Fn8000_{0001}$  ECX[SVM] = 0), this function is reserved.

### CPUID Fn8000\_000A\_EAX SVM Revision and Feature Identification

The value returned in EAX provides the SVM revision number. I

Bits	Field Name	Description
31:8	—	Reserved.
7:0	SvmRev	SVM revision number.

### CPUID Fn8000\_000A\_EBX SVM Revision and Feature Identification

The value returned in EBX provides the number of address space identifiers (ASIDs) that the processor supports.

Bits	Field Name	Description
31:0	NASID	Number of available address space identifiers (ASID).

### CPUID Fn8000\_000A\_ECX Reserved

The value returned in ECX for this function is undefined and is reserved.

### CPUID Fn8000\_000A\_EDX SVM Feature Identification

The value returned in EDX provides Secure Virtual Machine architecture feature information. All cross references in the table below are to sections within the *Secure Virtual Machine* chapter of APM2.

Bits	Field Name	Description
31:14	—	Reserved.
13	AVIC	Support for the AMD advanced virtual interrupt controller. See "Advanced Virtual Interrupt Controller."
12	PauseFilterThreshold	PAUSE filter threshold. Indicates support for the PAUSE filter cycle count threshold. See "Pause Intercept Filtering."
11	—	Reserved.
10	PauseFilter	Pause intercept filter. Indicates support for the pause intercept filter. See "Pause Intercept Filtering."
9:8	—	Reserved.
7	DecodeAssists	Decode assists. Indicates support for the decode assists. See "Decode Assists."
6	FlushByAsid	Flush by ASID. Indicates that TLB flush events, including CR3 writes and CR4.PGE toggles, flush only the current ASID's TLB entries. Also indicates support for the extended VMCB TLB_Control. See "TLB Control."
5	VmcbClean	VMCB clean bits. Indicates support for VMCB clean bits. See "VMCB Clean Bits."
4	TscRateMsr	MSR based TSC rate control. Indicates support for MSR TSC ratio MSRC000_0104. See "TSC Ratio MSR (C000_0104h)."
3	NRIPS	NRIP save. Indicates support for NRIP save on #VMEXIT. See "State Saved on Exit."

Bits	Field Name	Description
2	SVML	SVM lock. Indicates support for SVM-Lock. See "Enabling SVM."
1	LbrVirt	LBR virtualization. Indicates support for LBR Virtualization. See "Enabling LBR Virtualization."
0	NP	Nested paging. Indicates support for nested paging. See "Nested Paging."

## E.4.10 Functions 8000\_000Bh-8000\_0018h-Reserved

#### CPUID Fn8000\_00[18:0B] Reserved

These functions are reserved.

### E.4.11 Function 8000\_0019h—TLB Characteristics for 1GB pages

This function provides information about the TLB for 1 GB pages for the processor that executes the instruction.

### CPUID Fn8000\_0019\_EAX L1 TLB 1G Information

The value returned in EAX provides information about the L1 TLB for 1 GB pages.

Bits	Field Name	Description
31:28	L1DTlb1GAssoc	L1 data TLB associativity for 1 GB pages. See Table E-4 on page 607.
27:16	L1DTlb1GSize	L1 data TLB number of entries for 1 GB pages.
15:12	L1ITlb1GAssoc	L1 instruction TLB associativity for 1 GB pages. See Table E-4 on page 607.
11:0	L1ITlb1GSize	L1 instruction TLB number of entries for 1 GB pages.

### CPUID Fn8000\_0019\_EBX L2 TLB 1G Information

The value returned in EBX provides information about the L2 TLB for 1 GB pages.

Bits	Field Name	Description
31:28	L2DTlb1GAssoc	L2 data TLB associativity for 1 GB pages. See Table E-4 on page 607.
27:16	L2DTlb1GSize	L2 data TLB number of entries for 1 GB pages.
15:12	L2ITIb1GAssoc	L2 instruction TLB associativity for 1 GB pages. See Table E-4 on page 607.
11:0	L2ITIb1GSize	L2 instruction TLB number of entries for 1 GB pages.

### CPUID Fn8000\_0019\_E[D,C]X Reserved

The values returned in ECX and EDX for this function are undefined and reserved for future use.

# E.4.12 Function 8000\_001Ah—Instruction Optimizations

### CPUID Fn8000\_001A\_EAX Performance Optimization Identifiers

This function returns performance related information. For more details on how to use these bits to optimize software, see the *Software Optimization Guide* applicable to your product.

Bits	Field Name	Description
31:3	—	Reserved.
2	FP256	256-bit AVX instructions are executed with full-width internal operations and pipelines rather than decomposing them into internal 128-bit suboperations. This may impact how software performs instruction selection and scheduling.
1	MOVU	MOVU SSE nstructions are more efficient and should be preferred to SSE MOVL/MOVH. MOVUPS is more efficient than MOVLPS/MOVHPS. MOVUPD is more efficient than MOVLPD/MOVHPD.
0	FP128	128-bit SSE (multimedia) instructions are executed with full-width internal operations and pipelines rather than decomposing them into internal 64-bit suboperations. This may impact how software performs instruction selection and scheduling.

### CPUID Fn8000\_001A\_E[D,C,B]X Reserved

The values returned in EBX, ECX, and EDX are undefined for this function and are reserved.

### E.4.13 Function 8000\_001Bh—Instruction-Based Sampling Capabilities

If instruction-based sampling (IBS) is supported (CPUID Fn8000\_0001\_ECX[IBS] = 1), this CPUID function can be used to obtain IBS feature information. If IBS is not supported (CPUID Fn8000\_0001\_ECX[IBS] = 0), this function number is reserved. For more information on using IBS, see "Instruction-Based Sampling" in APM2.

### CPUID Fn8000\_001B\_EAX Instruction-Based Sampling Feature Indicators

The value returned in EAX provides the following information about the specific features of IBS that the processor supports:

Bits	Field Name	Description
31:9		Reserved.
8	OpBrnFuse	Fused branch micro-op indication supported.
7	RipInvalidChk	Invalid RIP indication supported.
6	OpCntExt	IbsOpCurCnt and IbsOpMaxCnt extend by 7 bits.
5	BrnTrgt	Branch target address reporting supported.
4	OpCnt	Op counting mode supported.

Bits	Field Name	Description
3	RdWrOpCnt	Read write of op counter supported.
2	OpSam	IBS execution sampling supported.
1	FetchSam	IBS fetch sampling supported.
0	IBSFFV	IBS feature flags valid.

### CPUID Fn8000\_001B\_E[D,C,B]X Reserved

The values returned in EBX, ECX, and EDX are undefined and are reserved.

## E.4.14 Function 8000\_001Ch—Lightweight Profiling Capabilities

If lightweight profilling (LWP) is supported (CPUID Fn8000\_0001\_ECX[LWP] = 1), this CPUID function can be used to obtain information about LWP features supported by the processor. If LWP is not supported (CPUID Fn8000\_0001\_ECX[LWP] = 0), this function number is reserved. For more information on using LWP, see "Lightweight Profiling" in APM2.

### CPUID Fn8000\_001C\_EAX Lightweight Profiling Capabilities 0

The value returned in EAX provides the following information about LWP capabilities supported by the processor:

Bits	Field Name	Description
31	LwpInt	Interrupt on threshold overflow available.
30	LwpPTSC	Performance time stamp counter in event record is available.
29	LwpCont	Sampling in continuous mode is available.
28:7	—	Reserved.
6	LwpRNH	Core reference clocks not halted event available.
5	LwpCNH	Core clocks not halted event available.
4	LwpDME	DC miss event available.
3	LwpBRE	Branch retired event available.
2	LwpIRE	Instructions retired event available.
1	LwpVAL	LWPVAL instruction available.
0	LwpAvail	The LWP feature is available.

### CPUID Fn8000\_001C\_EBX Lightweight Profiling Capabilities 0

The value returned in EBX provides the following additional information about LWP capabilities supported by the processor:

Bits	Field Name	Description
31:24	LwpEventOffset	Offset in bytes from the start of the LWPCB to the EventInterval1 field.
23:16	LwpMaxEvents	Maximum EventId value supported.
15:8	LwpEventSize	Event record size. Size in bytes of an event record in the LWP event ring buffer.
7:0	LwpCbSize	Control block size. Size in quadwords of the LWPCB.

### CPUID Fn8000\_001C\_ECX Lightweight Profiling Capabilities 0

The value returned in ECX provides the following additional information about LWP capabilities supported by the processor:

Bits	Field Name	Description
31	LwpCacheLatency	Cache latency filtering supported. Cache-related events can be filtered by latency.
30		Cache level filtering supported. Cache-related events can be filtered by the cache level that returned the data.
29	LwplpFiltering	IP filtering supported.
28		Branch prediction filtering supported. Branches Retired events can be filtered based on whether the branch was predicted properly.

Bits	Field Name	Description
27:24	—	Reserved.
23:16	LwpMinBufferSize	Event ring buffer size. Minimum size of the LWP event ring buffer, in units of 32 event records.
15:9	LwpVersion	Version of LWP implementation.
8:6	LwpLatencyRnd	Amount by which cache latency is rounded.
5	LwpDataAddress	Data cache miss address valid. Address is valid for cache miss event records.
4:0	LwpLatencyMax	Latency counter size. Size in bits of the cache latency counters.

## CPUID Fn8000\_001C\_EDX Lightweight Profiling Capabilities 0

The value returned in EDX provides the following additional information about LWP capabilities supported by the processor:

Bits	Field Name	Description	
31	LwpInt	Interrupt on threshold overflow supported.	
30	LwpPTSC	Performance time stamp counter in event record is supported.	
29	LwpCont	Sampling in continuous mode is supported.	
28:7	—	Reserved.	
6	LwpRNH	Core reference clocks not halted event is supported.	
5	LwpCNH	Core clocks not halted event is supported.	
4	LwpDME	miss event is supported.	
3	LwpBRE	Branch retired event is supported.	
2	LwpIRE	Instructions retired event is supported.	
1	LwpVAL	LWPVAL instruction is supported.	
0	LwpAvail	Lightweight profiling is supported.	

# E.4.15 Function 8000\_001Dh—Cache Topology Information

CPUID Fn8000\_001D\_E[D,C,B,A]X reports cache topology information for the cache enumerated by the value passed to the instruction in ECX, referred to as Cache *n* in the following description. To gather information for all cache levels, software must repeatedly execute CPUID with 8000\_001Dh in EAX and ECX set to increasing values beginning with 0 until a value of 00h is returned in the field CacheType (EAX[4:0]) indicating no more cache descriptions are available for this processor.

If CPUID Fn8000\_0001\_ECX[TopologyExtensions] = 0, then CPUID Fn8000\_001Dh is reserved. The value of ECX that returns the null CacheType is represented by *N*. Executing CPUID Fn8000\_001D with ECX = N + 1 results in an #UD exception. See .

### CPUID Fn8000\_001D\_EAX\_x[N:0] Cache Properties

Bits	Field Name	Description								
31:26	—	Reserved.	eserved.							
25:14	NumSharingCache	passed to the ins	becifies the number of cores sharing the cache enumerated by $n$ , the value assed to the instruction in ECX. The number of cores sharing this cache is the alue of this field incremented by 1.							
13:10	—	Reserved.								
9	FullyAssociative		cache. When set, indicates that the cache is fully associative. If his field, the cache is set associative.							
8	SelfInitialization	software initializa	If-initializing cache. When set, indicates that the cache is self initializing; ftware initialization not required. If 0 is returned in this field, hardware does not tialize this cache.							
7:5	CacheLevel	not necessarily e Bits 000b 001b 001b 010b 010b 010b 011b 010b 011b 010b 011b 010b 010b 011b 010b 010b 010b 010b 010b 010b 010b 010b 010b 00000000	ntifies the level of this cache. Note that the enumeration value is equal to the cache level. Description Reserved. Level 1 Level 2 Level 3 Reserved.							
4:0	CacheType	Bits 00h 01h 02h 03h	ntifies the type of cache. Description Null; no more caches. Data cache Instruction cache Unified cache Reserved.							

### CPUID Fn8000\_001D\_EBX\_x[N:0] Cache Properties

### See CPUID Fn8000\_001D\_EAX\_x[N:0].

Bits	Field Name	Description
31:22		Number of ways for this cache. The number of ways is the value returned in this field incremented by 1.
21:12		Number of physical line partitions. The number of physical line partitions is the value returned in this field incremented by 1.
11:0	CacheLineSize	Cache line size. The cache line size in bytes is the value returned in this field incremented by 1.

## CPUID Fn8000\_001D\_ECX\_x[N:0] Cache Properties

See CPUID Fn8000\_001D\_EAX\_x[N:0].

Bits	Field Name	Description
31:0		Number of ways for set associative cache. Number of ways is the value returned in this field incremented by 1. Only valid for caches that are not fully associative (Fn8000_001D_EAX_xn[FullyAssociative] = 0).

### CPUID Fn8000\_001D\_EDX\_x[N:0] Cache Properties

See CPUID Fn8000\_001D\_EAX\_x[N:0].

Bits	Field Name	Description
31:2	—	Reserved.
1	CacheInclusive	Cache inclusivity. A value of 0 indicates that this cache is not inclusive of lower cache levels. A value of 1 indicates that the cache is inclusive of lower cache levels.
0	WBINVD	Write-Back Invalidate/Invalidate execution scope. A value of 0 returned in this field indicates that the WBINVD/INVD instruction invalidates all lower level caches of non-originating cores sharing this cache. When set, this field indicates that the WBINVD/INVD instruction is not guaranteed to invalidate all lower level caches of non-originating cores sharing this cache.

#### E.4.16 Function 8000\_001Eh—Processor Topology Information

#### CPUID Fn8000\_001E\_EAX Extended APIC ID

If CPUID Fn8000 0001 ECX[TopologyExtensions] = 0, this function number is reserved.

Bits	Field Name	Description
31:0	ExtendedApicId	Extended APIC ID. If MSR0000_001B[ApicEn] = 0, this field is reserved

#### CPUID Fn8000\_001E\_EBX Compute Unit Identifiers

See CPUID Fn8000\_001E\_EAX.

Bits	Field Name	Description
31:16	—	Reserved.
15:8		Threads per compute unit (zero-based count). The actual number of cores per compute unit is the value of this field + 1.
7:0	ComputeUnitId	Compute unit ID. Identifies the processor compute unit ID.

### CPUID Fn8000\_001E\_ECX Node Identifiers

See CPUID Fn8000 001E EAX.

Bits	Field Name	Description						
31:0	—	Reserved.						
		Specifies the number of nodes per processor. Encoding is as follows:						
	NodesPerProcessor	Value Description						
10:8		000b 1 node per processor						
		001b 2 nodes per processor						
		111b-010b Reserved						
7:0	Nodeld	Specifies the node ID.						

## CPUID Fn8000\_001E\_EDX Reserved

The value returned in EDX is undefined and is reserved.

# E.5 Multiple Core Calculation

Operating systems use one of two possible methods to calculate the number of cores per processor (NC), and the maximum number of cores per processor (MNC). The extended method is recommended, but a legacy method is also available for existing operating systems.

# E.5.1 Legacy Method

The CPUID identification of total number of cores per processor (c) is derived from information returned by the following fields:

- CPUID Fn0000\_0001\_EBX[LogicalProcessorCount]
- CPUID Fn0000\_0001\_EDX[HTT] (Hyper-Threading Technology)
- CPUID Fn8000\_0001\_ECX[CmpLegacy]
- CPUID Fn8000\_0008\_ECX[NC] (number of cores 1)

Table E-5 defines LogicalProcessorCount, HTT, CmpLegacy, and NC as a function of the number of cores per processor (c).

When HTT = 0, LogicalProcessorCount is reserved and the processor contains one core.

When HTT = 1 and CmpLegacy = 1, LogicalProcessorCount represents the number of cores per processor (c).

# Table E-5. LogicalProcessorCount, CmpLegacy, HTT, and NC

Cores per Processor (c)	CmpLegacy	HTT	LogicalProcessorCount	NC
1	0	0	Reserved	0
2 or more	1	1	с	<b>c-1</b>

The use of CmpLegacy and LogicalProcessorCount for the determination of the number of cores is deprecated.

Instead, use NC to determine the number of cores.

## E.5.2 Extended Method (Recommended)

The CPUID identification of total number of cores per processor is derived from information returned by the CPUID Fn8000\_0008\_ECX[ApicIdCoreIdSize[3:0]]. This field indicates the number of least significant bits in the CPUID Fn0000\_0001\_EBX[LocalApicId] that indicates core ID within the processor. The size of this field determines the maximum number of cores (MNC) that the processor could theoretically support, not the actual number of cores that are actually implemented or enabled on the processor, as indicated by CPUID Fn8000\_0008\_ECX[NC].

A value of zero for ApicIdCoreIdSize[3:0] indicates that the legacy method (section 2.1) should be used to derive the maximum number of cores:

MNC = CPUID Fn8000\_0008\_ECX[NC] + 1.

For non-zero values of ApicIdCoreIdSize[3:0],

MNC = (2 ^ ApicIdCoreIdSize[3:0])

**APIC Enumeration Requirements.** System hardware and system firmware must ensure that the maximum number of cores per processor (MNC) exposed to the operating system across all cores and processors in the system is identical.

Local ApicId MNC rule: The ApicId of core j on processor node i must be enumerated/assigned as:

LocalApicId[proc=i, core=j] = (OFFSET\_IDX + i) \* MNC + j

Where "OFFSET\_IDX" is an integer offset (0 to N) used to shift up the core LocalApicId values to allow room for IOAPIC devices. This assignment allows software to use a simple bitmask in addressing all the cores of a single processor. (The assignment also has the effect of reserving some IDs from use to ensure alignment of the ID of core 0 on each processor.)

For example, consider a 3-processor system where:

processor 0 has 4 cores processor 1 has 1 core processor 2 has 2 cores there are 8 IOAPIC devices cpuid.core\_id\_bits =2 for all cases, so MNC=4

The LocalApicId and IOAPIC ID spaces cannot be disjointed and must be enumerated in the same ID space in order to support legacy operating systems. Each core can support an 8-bit ApicId. But if each IOAPIC device supports only a 4-bit IOAPIC ID, then the problem can be solved by shifting the LocalApicId space to start at some integer multiple of MNC, such as offset 8 (MNC = 4; OFFSET\_IDX=2):

LocalApicId[proc=0,core=0] = (2+0)\*4 + 0 = 0x08LocalApicId[proc=0,core=1] = (2+0)\*4 + 1 = 0x09

# AMD64 Technology

LocalApicId[proc=0,core=2] = (2+0)\*4 + 2 = 0x0ALocalApicId[proc=0,core=3] = (2+0)\*4 + 3 = 0x0BLocalApicId[proc=1,core=0] = (2+1)\*4 + 0 = 0x0CLocalApicId 0xD to 0xF are reserved

LocalApicId[proc=2,core=0] = (2+2)\*4 + 0 = 0x10LocalApicId[proc=2,core=1] = (2+2)\*4 + 1 = 0x11LocalApicId 0x12 and 0x13 are reserved

It is recommended that system firmware use the following LocalApicId assignments for the broadest operating system support. Given N = (Number Of Processors \* MNC) and M = Number Of IOAPICs:

- If (N+M) <16, assign the LocalApicIds for the cores first from 0 to N-1, and the IOAPIC IDs from N to N+(M-1).
- If (N+M) > =16, assign the IOAPIC IDs first from 0 to M-1, and the LocalApicIds for the cores from K to K+(N-1), where K is an integer multiple of MNC greater than M-1.

The flags in the RFLAGS register are described in "Flags Register" in Volume 1 and "RFLAGS Register" in Volume 2. Table F-1 summarizes the effect that instructions have on these flags. The table includes all instructions that affect the flags. Instructions not shown have no effect on RFLAGS.

The following codes are used within the table:

- 0—The flag is always cleared to 0. •
- 1—The flag is always set to 1. ٠
- AH—The flag is loaded with value from AH register. ٠
- Mod—The flag is modified, depending on the results of the instruction. ٠
- Pop—The flag is loaded with value popped off of the stack. •
- Tst—The flag is tested. ٠
- U—The effect on the flag is undefined. •
- Gray shaded cells indicate that the flag is not affected by the instruction.

Instruction		RFLAGS Mnemonic and Bit Number															
Instruction Mnemonic	ID 21	VIP 20	VIF 19	AC 18	VM 17	RF 16	NT 14	IOPL 13:12	OF 11	DF 10	IF 9	TF 8	SF 7	ZF 6	AF 4	PF 2	CF 0
AAA AAS									U				U	U	Tst Mod	U	Мос
AAD AAM									U				Mod	Mod	U	Mod	U
ADC									Mod				Mod	Mod	Mod	Mod	Tst Mod
ADD									Mod				Mod	Mod	Mod	Mod	Mod
AND									0				Mod	Mod	U	Mod	0
ARPL														Mod			
BSF BSR									U				U	Mod	U	U	U
BT BTC BTR BTS									U				U	U	U	U	Mod
BZHI									0				Mod	Mod	U	U	Mod
CLC																	0
CLD										0							
CLI			Mod					TST			Mod						
CMC																	Mod
CMOVcc									Tst				Tst	Tst		Tst	Tst
CMP									Mod				Mod	Mod	Mod	Mod	Mod

Table F-1. Instruction Effects on RFLAGS

						R	FLAG	S Mner	nonic	and E	Bit Nur	nber					
Instruction Mnemonic	ID 21	VIP 20	VIF 19	AC 18	VM 17	RF 16	NT 14	IOPL 13:12	OF 11	DF 10	IF 9	TF 8	SF 7	ZF 6	AF 4	PF 2	CF 0
CMPSx									Mod	Tst			Mod	Mod	Mod	Mod	Mod
CMPXCHG									Mod				Mod	Mod	Mod	Mod	Mod
CMPXCHG8B														Mod			
CMPXCHG16B														Mod			
COMISD COMISS									0				0	Mod	0	Mod	Mod
DAA DAS									U				Mod	Mod	Tst Mod	Mod	Tst Mod
DEC									Mod				Mod	Mod	Mod	Mod	
DIV									U				U	U	U	U	U
FCMOV <i>cc</i>														Tst		Tst	Tst
FCOMI FCOMIP FUCOMI FUCOMIP														Mod		Mod	Mod
IDIV									U				U	U	U	U	U
IMUL									Mod				U	U	U	U	Mod
INC									Mod				Mod	Mod	Mod	Mod	
IN								Tst									
INSx								Tst		Tst							
INT INT 3			Mod	Mod	Tst Mod	0	Mod	Tst			Mod	0					
INTO				Mod	Tst Mod	0	Mod	Tst	Tst		Mod	Mod					
IRETx	Рор	Рор	Рор	Рор	Tst Pop	Рор	Tst Pop	Tst Pop	Рор	Рор	Рор	Рор	Рор	Рор	Рор	Рор	Рор
Jcc									Tst				Tst	Tst		Tst	Tst
LAR														Mod			
LODSx										Tst							
LOOPE LOOPNE														Tst			
LSL														Mod			
LZCNT									U				U	Mod	U	U	Mod
MOVSx										Tst							
MUL									Mod				U	U	U	U	Mod
NEG									Mod				Mod	Mod	Mod	Mod	Mod
OR									0				Mod	Mod	U	Mod	0
OUT								Tst									
OUTSx								Tst		Tst							
POPCNT									0				0	Mod	0	0	0
POPFx	Рор	Tst	Mod	Рор	Tst	0	Рор	Tst Pop	Рор	Рор	Рор	Рор	Рор	Рор	Рор	Рор	Рор

# Table F-1. Instruction Effects on RFLAGS (continued)

Instruction						R	FLAG	S Mnei	monic	and B	it Nur	nber					
Mnemonic	ID 21	VIP 20	VIF 19	AC 18	VM 17	RF 16	NT 14	IOPL 13:12	OF 11	DF 10	IF 9	TF 8	SF 7	ZF 6	AF 4	PF 2	CF 0
RCL 1									Mod								Tst Mod
RCL count									U								Tst Mod
RCR 1									Mod								Tst Mod
RCR count									U								Tst Mod
ROL 1									Mod								Mod
ROL count									U								Mod
ROR 1									Mod								Mod
ROR count									U								Mod
RSM	Mod	Mod	Mod	Mod	Mod	Mod	Mod	Mod	Mod	Mod	Mod	Mod	Mod	Mod	Mod	Mod	Mod
SAHF													AH	AH	AH	AH	AH
SAL 1									Mod				Mod	Mod	U	Mod	Mod
SAL count									U				Mod	Mod	U	Mod	Mod
SAR 1									Mod				Mod	Mod	U	Mod	Mod
SAR count									U				Mod	Mod	U	Mod	Mod
SBB									Mod				Mod	Mod	Mod	Mod	Tst Mod
SCASx									Mod	Tst			Mod	Mod	Mod	Mod	Mod
SETcc									Tst				Tst	Tst		Tst	Tst
SHLD 1 SHRD 1									Mod				Mod	Mod	U	Mod	Mod
SHLD count SHRD count									U				Mod	Mod	U	Mod	Mod
SHR 1									Mod				Mod	Mod	U	Mod	Mod
SHR count									U				Mod	Mod	U	Mod	Mod
STC																	1
STD										1							
STI			Mod					Tst			Mod						
STOSx										Tst							
SUB									Mod				Mod	Mod	Mod	Mod	Mod
SYSCALL	Mod	Mod	Mod	Mod	0	0	Mod	Mod	Mod	Mod	Mod	Mod	Mod	Mod	Mod	Mod	Mod
SYSENTER					0	0					0						
SYSRET	Mod	Mod	Mod	Mod		0	Mod	Mod	Mod	Mod	Mod	Mod	Mod	Mod	Mod	Mod	Mod
TEST									0				Mod	Mod	U	Mod	0
UCOMISD UCOMISS									0				0	Mod	0	Mod	Mod

# Table F-1. Instruction Effects on RFLAGS (continued)

Instruction		RFLAGS Mnemonic and Bit Number															
Mnemonic	ID 21	VIP 20	VIF 19	AC 18	VM 17	RF 16	NT 14	IOPL 13:12	OF 11	DF 10	IF 9	TF 8	SF 7	ZF 6	AF 4	PF 2	CF 0
VERR VERW														Mod			
XADD									Mod				Mod	Mod	Mod	Mod	Mod
XOR									0				Mod	Mod	U	Mod	0

# Table F-1. Instruction Effects on RFLAGS (continued)

# Index

# Symbols

#VMEXIT	426
Numerics	
0F_38h opcode map	450
0F_3Ah opcode map	450
16-bit mode	xxi
32-bit mode	xxi
64-bit mode	xxi

# Α

AAA	73
AAD	74
AAM	75
AAS	
ADC	
ADD	
address size prefix	
addressing	,
byte registers	26
effective address	
PC-relative	. 24
RIP-relative xxv	
AMD64 Instruction-set Architecture	519
AMD64 ISA	519
AND	. 81
ANDN	. 83
ARPL	343
Ind D	515

# В

BEXTR (register form) biased exponent	85 87 85 xii 89 91 93 95 97 99 01
	01 03
BLSR 11 BOUND 11 BSF 1	05 07 09 11 12
BSWAP 1	13

BT	114
BTC	116
BTR	118
BTS	120
byte register addressing	. 26
BZHI	122

# С

CALL	15
far call	126
near call	124
CBW	133
CDQ	134
CDQE	133
CLC	135
CLD	136
CLFLUSH	137
CLGI	345
CLI	346
CLTS	348
CMC	139
CMOVcc 140,	446
CMP	144
CMPSx	147
CMPXCHG	149
CMPXCHG16B	151
CMPXCHG8B	151
commit	xxii
compatibility mode	xxii
condition codes	
rFLAGS 446,	467
count	487
CPUID	153
extended functions	153
feature flags	522
standard functions	153
CPUID instruction	
testing for	153
CQ0	134
CRC32	155
CWD	134
CWDE	133

# D

DAA DAS	
data types 128-bit media	. 44

64-bit media	
general-purpose	
x87	
DEC	16, 159, 515
direct referencing	xxii
displacements	xxii, 24
DIV	
double quadword	xxii
doubleword	
_	

### Ε

eAX-eSP register	xxviii
effective address	479, 482, 483, 485
effective address size	xxiii
effective operand size	xxiii
eFLAGS register	xxviii
eIP register	xxviii
element	xxiii
endian order	xxx, 4
ENTER	15, 163
exceptions	
exponent	xxii

# F

FCMOVcc	467
flush	xxiii
C	

# G

general-purpose registers
н
HLT
I
IDIV
IGN xxiii
immediate operands 24, 487
IMUL
IN
INC 16, 171, 515
index field
indirect xxiii
INSB
INSD 173
instruction opcode
instructions
128-bit & 256-bit media 524
64-bit media 524
effects on rFLAGS
encoding syntax
general-purpose
invalid in 64-bit mode 513

invalid in long mode	514
reassigned in 64-bit mode	514
SSE	524
system 341,	524
x87	524
INSW	173
INSx	173
INT	175
INT 3	350
interrupt vectors	51
INTO	182
INVD	353
INVLPG	354
INVLPGA	355
IRET	356
IRETD	356
IRETQ	356
<b>~</b>	•

## J

Jcc	15, 183, 446
JCXZ	187
JECXZ	187
JMP	15
far jump	190
near jump	
JRCXZ	187
JrCXZ	15

# 28 L

LAHF	195
LAR	
LDS	196
LEA	198
LEAVE	15, 200
legacy mode	xxiv
legacy x86	xxiv
LES	
LFENCE	
LFS	196
LGDT	15, 364
LGS	196
LIDT	15, 366
LLDT	15, 368
LLWPCB	202
LMSW	370
LOCK prefix	11
LODSB	205
LODSD	
LODSQ	205
LODSW	205
LODSx	
long mode	

LOOP	
LOOPcc	
LOOPx	
LSB	xxiv
lsb	xxiv
LSL	
LSS	
LTR	15, 373
LWPINS	
LWPVAL	
LZCNT	

## Μ

mask xxiv
MBZ xxiv
MFENCE
mod field 482
mode-register-memory (ModRM) 478
modes
16-bit xxi
32-bit xxi
64-bit xxi, 517
compatibility xxii, 517
legacy xxiv
long xxiv, 517
protected xxv
real xxvi
virtual-8086 xxvii
ModRM
ModRM byte 17, 27, 447, 458, 478
moffset xxv
MONITOR
MOV 217
MOV CRn 15, 377
MOV DRn 15, 379
MOVBE
MOVD
MOVMSKPD
MOVMSKPS 228
MOVNTI
MOVS
MOVSX
MOVSx
MOVSXD
MOVZX
MOVZA
msb xxv
MSR xxix
MUL
multimedia instructions xxv
MULX
MWAIT

# Ν

NEG	241
NOP	243, 516
NOT	
notation	53

# 0

octword	xxv
offset xxv	, 24
one-byte opcodes	438
opcode	. 16
two-byte	440
opcode map	110
0F 38h	450
0F_3Ah	450
primary	438
secondary	440
	438
opcode maps	438
opcodes	455
3DNow! <sup>TM</sup>	455
group 1	447
group 10	449
group 11	448
group 12	449
group 13	449
group 14	449
group 16	450
group 17	450
group 1a	448
group 2	448
group 3	448
group 4	448
group 5	448
group 6	449
group 7	449
group 8	449
group 9	449
group P	450
groups	447
ModRM byte	447
one-byte	438
x87 opcode map	458
operands	
1	487
size	
OR	245
OUT	248
	248
OUTS	
OUTSB	249
OUTSD	249
OUTSW	249
overflow	xxv

# 

# AMD64 Technology

## Ρ

packed	xxv
PAUSE	251
PC-relative addressing	
PDEP	252
PEXT	254
POP	256
POP FS	15
POP GS	15
POP reg	15
POP reg/mem	15
POPAD	258
POPAx	258
POPCNT	259
POPF	261
POPFD	261
POPFQ 15,	261
PREFETCH	264
PREFETCHlevel	266
PREFETCHW	264
prefix	-0.
REX	14
prefixes	
1	25
LOCK	
operand size	
repeat	
REX	25
segment	10
primary opcode map	438
processor feature identification (rFLAGS.ID)	153
processor vendor	154
protected mode	xxv
PUSH	268
PUSH FS	15
PUSH GS	15
PUSH imm32	15
PUSH imm8	15
PUSH reg	15
PUSH reg/mem	15
PUSHA	270
PUSHAD	270
PUSHF	271
PUSHFD	271
PUSHFQ15,	
· · · · · · · · · · · · · · · · · · ·	- / 1
Q	
quadword	xxv
R	
1	

r/m field...... 447

r8–r15 xxix	
rAX–rSP xxix	
RAZ xxv	r
RCL	
RCR 275	
RDFSBASE	
RDGSBASE	
RDMSR	
RDPMC	
RDRAND	
RDTSC	
RDTSCP	
real mode xxvi	
reg field 447, 479, 481, 482	
registers	
eAX-eSP xxviii	
eFLAGS xxviii eIP xxviii	
encodings	
general-purpose	
r8–r15	
rAX–rSPxxix	
rFLAGS xxx, 446, 467, 623	
rIP xxx	
segment	
system	
x87	
XMM	
relative xxvi	
REPx prefixes12	
reserved	
RET	
far return	)
near return	
RET (Near)	
revision history	
REX prefix	
REX prefixe	
REX prefixes	
REX.B bit	
REX.R bit	
REX.W bit	
REX.X bit	
rFLAGS conditions codes	
rFLAGS register xxx, 623	
rIP register xxx	
RIP-relative addressing xxvi, 24	
ROL	
ROR 286	
RORX 288	
rotate count	

RSM	390
RSM instruction	390
S	

SAHF	29	0
SAL	29	1
SAR	29	4
SARX	29	6
SBB	29	8
SBZ	xxv	/i
scale field	48	5
scale-index-base (SIB)	47	8
SCAS	30	0
SCASB	30	0
SCASD	30	0
SCASQ	30	0
SCASW	30	0
secondary opcode map	44	0
segment prefixes		6
segment registers		
set		/i
SETcc	302, 44	6
SFENCE		
SGDT	39	2
shift count		7
SHL		5
SHLD		6
SHLX		8
SHR	31	0
SHRD	31	2
SHRX		4
SIB	47	8
SIB byte		3
SIDT		3
SKINIT	39	4
SLDT	39	6
SLWPCB		6
SMSW		8
SSE	xxv	/i
SSE2	XXV	ii
SSE3		ii
STC	31	8
STD		9
STGI		
STI		9
sticky bits		
STOS		
STOSB		
STOSD		
STOSQ		
STOSW		

STR	322 403
SYSCALL	405
SYSENTER	411
SYSRET system data structures	

### Т

T1MSKC	. 324
TEST	. 326
three-byte prefix	29
TSS	xxvii
two-byte opcode	. 440
two-byte prefix	32
TZCNT	. 328
TZMSK	. 330

# U

UD2	. 417
underflow	xxvii

## V

vector	xxvii
VERR	418
VERW	420
VEX prefix	478
virtual-8086 mode	xxvii
VMLOAD	421
VMMCALL	423
VMRUN	424
VMSAVE	429

# W

WBINVD	431
WRMSR	432

# Х

Z	
XOR	338
XOP prefix	478
XLATB	337
XLAT	337
XCHG	335
XADD	333

zero-extension		487
----------------	--	-----

AMD64 Technology