

**Preliminary  
Processor Programming  
Reference (PPR)  
for AMD Family 17h  
Models 00h-0Fh  
Processors**

# Legal Notices

© 2017 Advanced Micro Devices, Inc. All rights reserved.

The information contained herein is for informational purposes only, and is subject to change without notice. While every precaution has been taken in the preparation of this document, it may contain technical inaccuracies, omissions and typographical errors, and AMD is under no obligation to update or otherwise correct this information. Advanced Micro Devices, Inc. makes no representations or warranties with respect to the accuracy or completeness of the contents of this document, and assumes no liability of any kind, including the implied warranties of noninfringement, merchantability or fitness for particular purposes, with respect to the operation or use of AMD hardware, software or other products described herein. No license, including implied or arising by estoppel, to any intellectual property rights is granted by this document. Terms and limitations applicable to the purchase or use of AMD's products are as set forth in a signed agreement between the parties or in AMD's Standard Terms and Conditions of Sale.

## Trademarks:

AMD, the AMD Arrow logo, and combinations thereof are trademarks of Advanced Micro Devices, Inc.

3DNow! is a trademark of Advanced Micro Devices, Incorporated.

AGESA is a trademark of Advanced Micro Devices, Incorporated.

AMD Secure Encrypted Virtualization is a trademark of Advanced Micro Devices, Incorporated.

AMD Secure Memory Encryption is a trademark of Advanced Micro Devices, Incorporated.

AMD Virtualization is a trademark of Advanced Micro Devices, Incorporated.

ARM is a registered trademark of ARM Limited.

DesignWare is a registered trademark of Synopsys Incorporated.

MMX is a trademark of Intel Corporation.

Microsoft is a registered trademark of Microsoft Corporation.

PCI Express is a registered trademark of PCI-Special Interest Group (PCI-SIG).

PCIe is a registered trademark of PCI-Special Interest Group (PCI-SIG).

Ultrabook is a registered trademark of Intel Corporation.

Windows is a registered trademark of Microsoft Corporation.

Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

Reverse engineering or disassembly is prohibited.

USE OF THIS PRODUCT IN ANY MANNER THAT COMPLIES WITH THE MPEG ACTUAL OR DE FACTO VIDEO AND/OR AUDIO STANDARDS IS EXPRESSLY PROHIBITED WITHOUT ALL NECESSARY LICENSES UNDER APPLICABLE PATENTS. SUCH LICENSES MAY BE ACQUIRED FROM VARIOUS THIRD PARTIES INCLUDING, BUT NOT LIMITED TO, IN THE MPEG PATENT PORTFOLIO, WHICH LICENSE IS AVAILABLE FROM MPEG LA, L.L.C., 6312 S. FIDDLERS GREEN CIRCLE, SUITE 400E, GREENWOOD VILLAGE, COLORADO 80111.

# List of Chapters

- 1 Overview**
- 2 Core Complex (CCX)**
- 3 Reliability, Availability, and Serviceability (RAS) Features**
- 4 UMC**

**List of Namespaces**

**List of Definitions**

**Memory Map - MSR**

**Memory Map - Main Memory**

# Table of Contents

- 1 Overview**
  - 1.1 Intended Audience
  - 1.2 Reference Documents
    - 1.2.1 Documentation Conventions
  - 1.3 Conventions
    - 1.3.1 Numbering
    - 1.3.2 Arithmetic And Logical Operators
      - 1.3.2.1 Operator Precedence and Associativity
    - 1.3.3 Register Mnemonics
      - 1.3.3.1 Logical Mnemonic
      - 1.3.3.2 Physical Mnemonic
    - 1.3.4 Register Format
      - 1.3.4.1 A Register is a group of Register Instances
      - 1.3.4.2 Register Physical Mnemonic, Title, and Name
      - 1.3.4.3 Full Width Register Attributes
      - 1.3.4.4 Register Description
      - 1.3.4.5 Register Instance Table
        - 1.3.4.5.1 Content Ordering in a Row
        - 1.3.4.5.2 Multiple Instances Per Row
        - 1.3.4.5.3 MSR Access Method
          - 1.3.4.5.3.1 MSR Per-Thread Example
          - 1.3.4.5.3.2 MSR Range Example
        - 1.3.4.5.4 BAR Access Method
          - 1.3.4.5.4.1 BAR as a Register Reference
        - 1.3.4.5.5 PCICFG Access Method
          - 1.3.4.5.5.1 PCICFG Bus Implied to be 00h
        - 1.3.4.5.6 Data Port Access Method
      - 1.3.4.6 Register Field Format
        - 1.3.4.7 Simple Register Field Format
        - 1.3.4.8 Complex Register Field Format
        - 1.3.4.9 Field Name is Reserved
        - 1.3.4.10 Field Access Type
          - 1.3.4.10.1 Conditional Access Type Expression
        - 1.3.4.11 Field Reset
        - 1.3.4.12 Field Initialization
        - 1.3.4.13 Field Check
        - 1.3.4.14 Field Valid Values
  - 1.4 Definitions
  - 1.5 Changes Between Revisions and Product Variations
    - 1.5.1 Revision Conventions
  - 1.6 Package
  - 1.7 Processor Overview
    - 1.7.1 Features
  - 1.8 System Overview
    - 1.8.1 AM4 Desktop
    - 1.8.2 Mixed Processor Revision Support
- 2 Core Complex (CCX)**
  - 2.1 Processor x86 Core
    - 2.1.1 Core Definitions
    - 2.1.2 Secure Virtual Machine Mode (SVM)

- 2.1.2.1 BIOS support for SVM Disable
  - 2.1.2.1.1 Enable AMD Virtualization™
  - 2.1.2.1.2 Disable AMD Virtualization™
  - 2.1.2.1.3 Disable AMD Virtualization™, with a user supplied key
- 2.1.3 CPU Power Management
- 2.1.4 Effective Frequency
- 2.1.5 Address Space
  - 2.1.5.1 Virtual Address Space
  - 2.1.5.2 Physical Address Space
  - 2.1.5.3 System Address Map
    - 2.1.5.3.1 Memory Access to the Physical Address Space
      - 2.1.5.3.1.1 Determining Memory Type
- 2.1.6 Configuration Space
  - 2.1.6.1 MMIO Configuration Coding Requirements
  - 2.1.6.2 MMIO Configuration Ordering
  - 2.1.6.3 Processor Configuration Space
- 2.1.7 PCI Configuration Legacy Access
- 2.1.8 Register Sharing
- 2.1.9 Timers
- 2.1.10 Interrupts
  - 2.1.10.1 System Management Mode (SMM)
    - 2.1.10.1.1 SMM Overview
    - 2.1.10.1.2 Mode and Default Register Values
    - 2.1.10.1.3 SMI Sources And Delivery
    - 2.1.10.1.4 SMM Initial State
    - 2.1.10.1.5 SMM Save State
    - 2.1.10.1.6 System Management State
    - 2.1.10.1.7 Exceptions and Interrupts in SMM
    - 2.1.10.1.8 The Protected ASeg and TSeg Areas
    - 2.1.10.1.9 SMM Special Cycles
    - 2.1.10.1.10 Locking SMM
  - 2.1.10.2 Local APIC
    - 2.1.10.2.1 Local APIC Functional Description
      - 2.1.10.2.1.1 Detecting and Enabling
      - 2.1.10.2.1.2 APIC Register Space
      - 2.1.10.2.1.3 ApicId Enumeration Requirements
      - 2.1.10.2.1.4 Physical Destination Mode
      - 2.1.10.2.1.5 Logical Destination Mode
      - 2.1.10.2.1.6 Interrupt Delivery
      - 2.1.10.2.1.7 Vectored Interrupt Handling
      - 2.1.10.2.1.8 Interrupt Masking
      - 2.1.10.2.1.9 Spurious Interrupts
        - 2.1.10.2.1.10 Spurious Interrupts Caused by Timer Tick Interrupt
        - 2.1.10.2.1.11 Lowest-Priority Interrupt Arbitration
        - 2.1.10.2.1.12 Inter-Processor Interrupts
        - 2.1.10.2.1.13 APIC Timer Operation
        - 2.1.10.2.1.14 Generalized Local Vector Table
        - 2.1.10.2.1.15 State at Reset
    - 2.1.10.2.2 Local APIC Registers
- 2.1.11 CUID Instruction
  - 2.1.11.1 CUID Instruction Functions
- 2.1.12 MSR Registers
  - 2.1.12.1 MSRs - MSR0000\_xxxx

- 2.1.12.2 MSRs - MSRC000\_0xxx
- 2.1.12.3 MSRs - MSRC000\_2xxx
- 2.1.12.4 MSRs - MSRC001\_0xxx
- 2.1.12.5 MSRs - MSRC001\_1xxx
- 2.1.13 Performance Monitor Counters
  - 2.1.13.1 RDPMC Assignments
  - 2.1.13.2 Large Increment per Cycle Events
  - 2.1.13.3 Core Performance Monitor Counters
    - 2.1.13.3.1 Floating Point (FP) Events
    - 2.1.13.3.2 LS Events
    - 2.1.13.3.3 IC and BP Events
    - 2.1.13.3.4 DE Events
    - 2.1.13.3.5 EX (SC) Events
    - 2.1.13.3.6 L2 Cache Events.
  - 2.1.13.4 L3 Cache Performance Monitor Counters
    - 2.1.13.4.1 L3 Cache PMC Events
- 2.1.14 Instruction Based Sampling (IBS)

### 3 Reliability, Availability, and Serviceability (RAS) Features

- 3.1 Machine Check Architecture
  - 3.1.1 Overview
  - 3.1.2 Machine Check Architecture Extensions
  - 3.1.3 Machine Check Global Registers
  - 3.1.4 Machine Check Banks
  - 3.1.5 Machine Check Bank Registers
  - 3.1.6 Legacy MCA MSRs
  - 3.1.7 Determining Bank Type
    - 3.1.7.1 Mapping of Banks to Blocks
  - 3.1.8 Machine Check Errors
  - 3.1.9 Machine Check Initialization
    - 3.1.9.1 Initialization Sequence
    - 3.1.9.2 Configuration Requirements
  - 3.1.10 MCA Recovery
  - 3.1.11 Use of MCA Information
    - 3.1.11.1 Error Management
    - 3.1.11.2 Fault Management
  - 3.1.12 Machine Check Error Handling
  - 3.1.13 Error Codes
  - 3.1.14 Error Thresholding
  - 3.1.15 Error Simulation
- 3.2 MCA Registers
  - 3.2.1 CPU Core
    - 3.2.1.1 LS
      - 3.2.1.1.1 LS Error Decode Tables
    - 3.2.1.2 IF
      - 3.2.1.2.1 IF Error Decode Tables
    - 3.2.1.3 L2
      - 3.2.1.3.1 L2 Error Decode Tables
    - 3.2.1.4 DE
      - 3.2.1.4.1 DE Error Decode Tables
    - 3.2.1.5 EX
      - 3.2.1.5.1 EX Error Decode Tables
    - 3.2.1.6 FP
      - 3.2.1.6.1 FP Error Decode Tables

- 3.2.2 L3 Cache
  - 3.2.2.1 L3 Error Decode Tables
- 3.2.3 Data Fabric
  - 3.2.3.1 CS
    - 3.2.3.1.1 CS Error Decode Tables
  - 3.2.3.2 PIE
    - 3.2.3.2.1 PIE Error Decode Tables
- 3.2.4 UMC
  - 3.2.4.1 UMC Error Decode Tables
- 3.2.5 Parameter Block
  - 3.2.5.1 PB Error Decode Tables

**4 UMC**

- 4.1 UMC Overview
  - 4.1.1 UMC Frequency Support

# List of Figures

Figure 1:	Register Physical Mnemonic, Title, and Name
Figure 2:	Full Width Register Attributes
Figure 3:	Register Description
Figure 4:	Register Instance Table: Content Ordering in a Row
Figure 5:	Register Instance Table: MSR Example
Figure 6:	Register Instance Table: MSR Range Example
Figure 7:	Register Instance Table: BAR as Register Reference
Figure 8:	Register Instance Table: Bus Implied to be 00h
Figure 9:	Register Instance Table: Data Port Select
Figure 10:	Simple Register Field Example
Figure 11:	Register Field Sub-Row for {Reset,AccessType,Init,Check}
Figure 12:	Register Field Sub-Row for Instance Specific Reset
Figure 13:	Register Field Sub-Row for Description
Figure 14:	Register Field Sub-Row for Valid Value Table
Figure 15:	Register Field Sub-Row for Valid Bit Table
Figure 16:	Family 17h Models 00h-0Fh Processor Overview
Figure 17:	Register Sharing Domains
Figure 18:	Instance Parameters



# List of Tables

Table 1:	Reference Documents Listing
Table 2:	Arithmetic and Logical Operator Definitions
Table 3:	Function Definitions
Table 4:	Operator Precedence and Associativity
Table 5:	Register Mnemonic Definitions
Table 6:	Logical Mnemonic Definitions
Table 7:	Physical Mnemonic Definitions
Table 8:	AccessType Definitions
Table 9:	Reset Type Definitions
Table 10:	Init Type Definitions
Table 11:	Definitions
Table 12:	Package Definitions
Table 13:	AM4 1P Capabilities
Table 14:	Definitions
Table 15:	SMM Initial State
Table 16:	SMM Save State
Table 17:	ICR Valid Combinations
Table 18:	Blocks Capable of Supporting MCA Banks
Table 19:	Legacy MCA Registers
Table 20:	MCAX Registers
Table 21:	MCA Bank to Block Mapping
Table 22:	Table . Error Overwrite Priorities
Table 23:	Error Code Types
Table 24:	Error code: transaction type (TT)
Table 25:	Error codes: cache level (LL)
Table 26:	Error codes: memory transaction type (RRRR)
Table 27:	MCA_ADDR_LS Register
Table 28:	MCA_SYND_LS Register
Table 29:	MCA_STATUS_LS[ErrorCodeExt] Decode
Table 30:	MCA_ADDR_IF Register
Table 31:	MCA_SYND_IF Register
Table 32:	MCA_STATUS_IF[ErrorCodeExt] Decode
Table 33:	MCA_ADDR_L2 Register
Table 34:	MCA_SYND_L2 Register
Table 35:	MCA_STATUS_L2[ErrorCodeExt] Decode
Table 36:	MCA_ADDR_DE Register
Table 37:	MCA_SYND_DE Register
Table 38:	MCA_STATUS_DE[ErrorCodeExt] Decode
Table 39:	MCA_ADDR_EX Register
Table 40:	MCA_SYND_EX Register
Table 41:	MCA_STATUS_EX[ErrorCodeExt] Decode
Table 42:	MCA_ADDR_FP Register
Table 43:	MCA_SYND_FP Register
Table 44:	MCA_STATUS_FP[ErrorCodeExt] Decode
Table 45:	MCA_ADDR_L3 Register
Table 46:	MCA_SYND_L3 Register
Table 47:	MCA_STATUS_L3[ErrorCodeExt] Decode
Table 48:	MCA_ADDR_CS Register
Table 49:	MCA_SYND_CS Register
Table 50:	MCA_STATUS_CS[ErrorCodeExt] Decode

Table 51:	MCA_ADDR_PIE Register
Table 52:	MCA_SYND_PIE Register
Table 53:	MCA_STATUS_PIE[ErrorCodeExt] Decode
Table 54:	MCA_ADDR_UMC Register
Table 55:	MCA_SYND_UMC Register
Table 56:	MCA_STATUS_UMC[ErrorCodeExt] Decode
Table 57:	MCA_ADDR_PB Register
Table 58:	MCA_SYND_PB Register
Table 59:	MCA_STATUS_PB[ErrorCodeExt] Decode

## 1 Overview

### 1.1 Intended Audience

This document provides the processor behavioral definition and associated design notes. It is intended for platform designers and for programmers involved in the development of BIOS functions, drivers, and operating system kernel modules.

### 1.2 Reference Documents

*Table 1: Reference Documents Listing*

Term	Description
<b>docAPM1</b>	AMD64 Architecture Programmer's Manual Volume 1: Application Programming, order# 24592.
<b>docAPM2</b>	AMD64 Architecture Programmer's Manual Volume 2: System Programming, order# 24593.
<b>docAPM3</b>	AMD64 Architecture Programmer's Manual Volume 3: Instruction-Set Reference, order# 24594.
<b>docAPM4</b>	AMD64 Architecture Programmer's Manual Volume 4: 128-Bit and 256-Bit Media Instructions, order# 26568.
<b>docAPM5</b>	AMD64 Architecture Programmer's Manual Volume 5: 64-Bit Media and x87 Floating-Point Instructions, order# 26569.
<b>docACPI</b>	Advanced Configuration and Power Interface (ACPI) Specification. <a href="http://www.acpi.info">http://www.acpi.info</a> .
<b>docAPML</b>	Advanced Platform Management Link (APML) Specification, order #41918.
<b>docIOMMU</b>	AMD I/O Virtualization Technology (IOMMU) Specification, order# 48882.
<b>docJEDEC</b>	JEDEC Standards. <a href="http://www.jedec.org">http://www.jedec.org</a> .
<b>docPCIe</b>	PCI Express® Specification. <a href="http://www.pcisig.org">http://www.pcisig.org</a> .
<b>docPCIb</b>	PCI Local Bus Specification. <a href="http://www.pcisig.org">http://www.pcisig.org</a> .
<b>docRAS</b>	RAS Feature Enablement for AMD Family 17h Models 00h-0Fh, order# 55987.
<b>docRevG</b>	Revision Guide for AMD Family 17h Models 00h-0Fh Processors, order# 55449.
<b>docAM4</b>	Socket AM4 Processor Functional Data Sheet, order# 55509.

#### 1.2.1 Documentation Conventions

When referencing information found in external documents listed in Reference Documents, the "=>" operator is used. This notation represents the item to be searched for in the reference document. For example:

docExDoc => Header1 => Header2

is to have the reader use the search facility when opening referenced document "docExDoc" and search for "Header2". "Header2" may appear more than once in "docExDoc", therefore, referencing the one that follows "Header1". In that case, the easiest way to get to Header2 is to use the search to locate Header1, then again to locate "Header2".

### 1.3 Conventions

### 1.3.1 Numbering

- Binary numbers: Binary numbers are indicated either by appending a “b” at the end (e.g., 0110b) or by verilog syntax (e.g., 4'b110).
- Hexadecimal numbers: Hexadecimal numbers are indicated by appending an “h” to the end (e.g., 45F8h) or by verilog syntax (e.g., 16'h45F8).
- Decimal numbers: A number is decimal if not specified to be binary or hex.
- Exception: Physical register mnemonics are implied to be hex without the h suffix.
- Underscores in numbers: Underscores are used to break up numbers to make them more readable. They do not imply any operation (e.g., 0110\_1100).

### 1.3.2 Arithmetic And Logical Operators

In this document, formulas generally follow Verilog conventions for logic equations.

*Table 2: Arithmetic and Logical Operator Definitions*

Operator	Definition
{}	Concatenation. Curly brackets are used to indicate a group of bits that are concatenated together. Each set of bits is separated by a comma (e.g., {Addr[3:2], Xlate[3:0]} represents a 6-bit values; the two MSBs are Addr[3:2] and the four LSBs are Xlate[3:0]).
	Bitwise OR (e.g., 01b   10b == 11b).
	Logical OR (e.g., 01b    10b == 1). It treats a multi-bit operand as 1 if >= 1 and produces a 1-bit result.
&	Bitwise AND (e.g., 01b & 10b == 00b).
&&	Logical AND (e.g., 01b && 10b == 1). It treats a multi-bit operand as 1 if >= 1 and produces a 1-bit result.
^	Bitwise exclusive-OR (e.g., 01b ^ 10b == 11b). Sometimes used as “raised to the power of” as well, as indicated by the context in which it is used (e.g., 2^2 == 4).
~	Bitwise NOT (also known as one's complement). (e.g., ~10b == 01b).
!	Logical NOT (e.g., !10b == 0). It treats a multi-bit operand as 1 if >= 1 and produces a 1-bit result.
<, <=, >, >=, ==, !=	Relational. Less than, Less than or equal, greater, greater than or equal, equal, and not equal.
+, -, *, /, %	Arithmetic. Addition, subtraction, multiplication, division, and modulus.
<<	Bitwise left shift. Shift left first operand by the number of bits specified by the 2nd operand (e.g., 01b << 01b == 10b).
>>	Bitwise right shift. Shift right first operand by the number of bits specified by the 2nd operand (e.g., 10b >> 01b == 01b).
?:	Ternary conditional (e.g., condition ? value if true : value if false).

*Table 3: Function Definitions*

Term	Description
<b>ABS</b>	ABS(integer expression): Remove sign from signed value.
<b>FLOOR</b>	FLOOR(integer expression): Rounds real number down to nearest integer.
<b>CEIL</b>	CEIL(real expression): Rounds real number up to nearest integer.
<b>MIN</b>	MIN(integer expression list): Picks minimum integer or real value of comma separated list.
<b>MAX</b>	MAX(integer expression list): Picks maximum integer or real value of comma separated list.
<b>COUNT</b>	COUNT(integer expression): Returns the number of binary 1's in the integer.
<b>ROUND</b>	ROUND(real expression): Rounds to the nearest integer; halfway rounds away from zero.

<b>UNIT</b>	UNIT(register field reference): Input operand is a register field reference that contains a valid values table that defines a value with a unit (e.g., clocks, ns, ms, etc). This function takes the value in the register field and returns the value associated with the unit (e.g., If the field had a valid value definition where 1010b was defined as 5 ns). Then if the field had the value of 1010b, then UNIT() would return the value 5.
<b>POW</b>	POW(base, exponent): POW(x,y) returns the value x to the power of y.

### 1.3.2.1 Operator Precedence and Associativity

This document follows C operator precedence and associativity. The following table lists operator precedence (highest to lowest). Their associativity indicates in what order operators of equal precedence in an expression are applied. Parentheses are also used to group subexpressions to force a different precedence; such parenthetical expressions can be nested and are evaluated from inner to outer (e.g., “X = A || !B && C” is the same as “X = A || (!B) && C”).

Table 4: Operator Precedence and Associativity

Operator	Description	Associativity
!, ~	Logical negation/bitwise complement	right to left
*, /, %	Multiplication/division/modulus	left to right
+, -	Addition/subtraction	left to right
<<, >>	Bitwise shift left, Bitwise shift right	left to right
<, <=, >, >=, ==, !=	Relational operators	left to right
&	Bitwise AND	left to right
^	Bitwise exclusive OR	left to right
	Bitwise inclusive OR	left to right
&&	Logical AND	left to right
	Logical OR	left to right
?:	Ternary conditional	right to left

### 1.3.3 Register Mnemonics

A register mnemonic is a short name that uniquely refers to a register, either all instances of that register, some instances, or a single instance.

Every register instance can be expressed in 2 forms, logical and physical, as defined below.

Table 5: Register Mnemonic Definitions

Term	Description
<b>logical mnemonic</b>	The register mnemonic format that describes the register functionally, what namespace to which the register belongs, a name for the register that connotes its function, and optionally, named parameters that indicate the different function of each instance (e.g., Link::Phy::PciDevVendIDF3). See 1.3.3.1 [Logical Mnemonic].
<b>physical mnemonic</b>	The register mnemonic that is formed based on the physical address used to access the register (e.g., D18F3x00). See 1.3.3.2 [Physical Mnemonic].

#### 1.3.3.1 Logical Mnemonic

The logical mnemonic format consists of a register namespace, a register name, and optionally a register instance

specifier (e.g., register namespace::register name register instance specifier).

For Unb::PciDevVendIDF3:

- The register namespace is Unb, which is the UNB IP register namespace.
- The register name is PciDevVendIDF3, which reads as PCICFG device and vendor ID in Function 3.
- There is no register instance specifier because there is just a single instance of this register.

For Dct::Phy::CalMisc2\_dct[1:0]\_chiplet[BCST,3:0]\_pad[BCST,11:0]:

- The register namespace is Dct::Phy, which is the DCT PHY register namespace.
- The register name is CalMisc2, which reads as miscellaneous calibration register 2.
- The register instance specifier is \_dct[1:0]\_chiplet[BCST,3:0]\_pad[BCST,11:0], which indicates that there are 2 DCTPHY instances, each IP for this register has 5 chiplets (0-3 and BCST), and for each chiplet 13 pads (0-11 and BCST). This register has 130 instances. (2\*5\*13)

Table 6: Logical Mnemonic Definitions

Term	Description
<b>register namespace</b>	A namespace for which the register name must be unique. A register namespace indicates to which IP it belongs and an IP may have multiple namespaces. A namespace is a string that supports a list of ":" separated names. The convention is for the list of names to be hierarchical, with the most significant name first and the least significant name last (e.g., Link::Phy::Rx is the RX component in the Link PHY).
<b>register name</b>	A name that cannotes the function of the register.
<b>register instance specifier</b>	The register instance specifier exists when there is more than one instance for a register. The register instance specifier consists of one or more register instance parameter specifier (e.g., The register instance specifier _dct[1:0]_chiplet[BCST,3:0]_pad[BCST,11:0] consists of 3 register instance parameter specifiers, _dct[1:0], _chiplet[BCST,3:0], and _pad[BCST,11:0]).
<b>register instance parameter specifier</b>	A register instance parameter specifier is of the form _register parameter name[register parameter value list] (e.g., The register instance parameter specifier _dct[1:0] has a register parameter name of dct (The DCT PHY instance name) and a register parameter value list of "1:0" or 2 instances of DCT PHY).
<b>register parameter name</b>	A register parameter name is the name of the number of instances at some level of the logical hierarchy (e.g., The register parameter name dct specifies how many instance of the DCT PHY exist).
<b>register parameter value list</b>	The register parameter value list is the logical name for each instance of the register parameter name (e.g., For _dct[1:0], there are 2 DCT PHY instances, with the logical names 0 and 1, but it should be noted that the logical names 0 and 1 can correspond to physical values other than 0 and 1). It is the purpose of the AddressMappingTable to map these register parameter values to physical address values for the register.

### 1.3.3.2 Physical Mnemonic

The physical register mnemonic format varies by the access method. The following table describes the supported physical register mnemonic formats.

Table 7: Physical Mnemonic Definitions

Term	Description
<b>PCICFG</b>	The PCICFG, or PCI defined configuration space, physical register mnemonic

	format is of the form DXFYxZZZ.
<b>BAR</b>	The BAR, or base address register, physical register mnemonic format is of the form PREFIXxZZZ.
<b>MSR</b>	The MSR, or x86 model specific register, physical register mnemonic format is of the form MSRXXXX_XXXX, where XXXX_XXXX is the hexadecimal MSR number. This space is accessed through x86 defined RDMSR and WRMSR instructions.
<b>PMC</b>	The PMC, or x86 performance monitor counter, physical register mnemonic format is any of the forms {PMCxXXX, L2IPMCxXXX, NBPMCxXXX}, where XXX is the performance monitor select.
<b>CPUID</b>	The CPUID, or x86 processor identification state, physical register mnemonic format is of the form CPUID FnXXXX_XXXX_EiX[_xYYY], where XXXX_XXXX is the hex value in the EAX and YYY is the hex value in ECX.

### 1.3.4 Register Format

A register is a group of register instances that have the same field format (same bit indices and field names).

#### 1.3.4.1 A Register is a group of Register Instances

All instances of a register:

- Have the same:
  - Field bit indices and names
  - Field titles, descriptions, valid values.
  - Register title
  - Register description
- Fields may have different: (instance specific)
  - Access Type. See 1.3.4.10 [Field Access Type].
  - Reset. See 1.3.4.11 [Field Reset].
  - Init. See 1.3.4.12 [Field Initialization].
  - Check. See 1.3.4.13 [Field Check].

#### 1.3.4.2 Register Physical Mnemonic, Title, and Name

A register definition is identified by a table that starts with a heavy bold line. The information above the bold line in order is:

1. The physical mnemonic of the first instance of the register
  - A register that has multiple instances, may have instances that have different access methods, each with it's own physical mnemonic format.
  - This text is not intended to represent the physical mnemonics of all instances of the register. It is only a visually aid to identify a register when scanning down a list, for readers that prefer to find registers by physical mnemonic.
  - The first instance physical mnemonic is the physical mnemonic of the first instance of the list of instances, sorted in lexical/alphabetical order.
2. The register title in brackets.
3. The register name in parenthesis.

Physical Mnemonic	Title	Name
<b>MSR0000_0010</b>	<b>[Time Stamp Counter]</b>	<b>(TSC)</b>
Read-write, Volatile. Reset: 0000_0000_0000_0000h.		
Core::X86::Msr::TSC_Itthree[1:0]_core[3:0]_thread[1:0]; MSR00000010		
Bits	Description	
63:0	<b>TSC: time stamp counter.</b> Read-write, Volatile. Reset: 0. The TSC increments at the P0 frequency. The TSC counts at the same rate in all P-states, all C states, S0, or S1. A read of this MSR in guest mode is affected by Core::X86::Msr::TscRateMsr. The value (TSC/TSCRatio) is the TSC P0 frequency based value (as if TSCRatio == 1.0) when (TSCRatio != 1.0).	

Figure 1: Register Physical Mnemonic, Title, and Name

### 1.3.4.3 Full Width Register Attributes

The first line that follows the bold line contains the attributes that apply to all fields of the register. This row is rendered as a convenience to the reader and replicates content that exists in the register field.

- AccessType: If all non-reserved fields of a register have the same access type, then the access type is rendered in this row.
  - The supported access types are specified by 1.3.4.10 [Field Access Type].
  - The example figure shows that the access type "Read-write, Volatile" applies to all non-reserved fields of the register.
- Reset: If all non-reserved fields of a register have a constant reset, then the full width register reset is rendered in this row. The example figure shows the reset "0000000000000000h".
  - The value zero (0) is assumed for display purposes for all reserved fields.
- If none of the above content is rendered, then this row of the register is not rendered.

#### **MSR0000\_0010 [Time Stamp Counter] (TSC)**

Read-write, Volatile. Reset: 0000_0000_0000_0000h.	
Core::X86::Msr::TSC_Itthree[1:0]_core[3:0]_thread[1:0]; MSR00000010	
Bits	Description
63:0	<b>TSC: time stamp counter.</b> Read-write, Volatile. Reset: 0. The TSC increments at the P0 frequency. The TSC counts at the same rate in all P-states, all C states, S0, or S1. A read of this MSR in guest mode is affected by Core::X86::Msr::TscRateMsr. The value (TSC/TSCRatio) is the TSC P0 frequency based value (as if TSCRatio == 1.0) when (TSCRatio != 1.0).

Figure 2: Full Width Register Attributes

### 1.3.4.4 Register Description

The register description is optional and appears after the "full width register attributes" row and before the "register instance table" rows. The register description can be one or more paragraphs.



**PciDevVendIDF3 [Device/Vendor ID]**

Read-only. Reset: 0000 1022h.	
A register description. That can be multiple paragraphs.	
Link::Phy::Tx::PciDevVendIDF3; D18F3x00	
Bits	Description
31:16	DeviceID: device ID. Read-only. Reset: Fixed,0000h.
15:0	VendorID: vendor ID. Read-only. Reset: Fixed,1022h. Init: 1234h.

Figure 3: Register Description

**1.3.4.5 Register Instance Table**

The zero or more rows of 8-pt font before the Bits/Description row is the register instance table.

The register instance table can generally be described as follows:

- Each row describes the access method of one or more register instances.
- If a row describes two or more instances, then the logical instance range, left to right, corresponds to the physical range, left to right.
- The absence of register instance rows indicates that the register exists for documentation purposes, and no access method is described for the register.

Because there are multiple access methods for all the registers, each of the following subsections describes an aspect of the register instance table in isolation.

**1.3.4.5.1 Content Ordering in a Row**

Content in a register instance table row is ordered as follows:

- The text up to the first semicolon is the logical mnemonic.
  - See 1.3.3.1 [Logical Mnemonic].
- The text after the first semicolon is the physical mnemonic.
  - See 1.3.3.2 [Physical Mnemonic].
- Optionally, content after the physical mnemonic provides additional information about the access method for the register instances in the row.

**BXXD00F0x000 (NB\_VENDOR\_ID)**

Read-only. Reset: 1022h.	
Vendor ID Register	
IOHC::NB_VENDOR_ID_aliasHOST; BXXD00F0x000; BXX=IOHC::NB_BUS_NUM_CNTRL_aliasSMN[NB_BUS_NUM]	
IOHC::NB_VENDOR_ID_aliasSMN; NBCFGx00000000; NBCFG=13B0_0000h	

Figure 4: Register Instance Table: Content Ordering in a Row

**1.3.4.5.2 Multiple Instances Per Row**

Multiple instances in a row is represented by a single dimension “range” in the logical mnemonic and the physical mnemonic.

The single dimension order of instances is the same for both the logical and physical mnemonic. The first logical

mnemonic is associated with the first physical mnemonic, so forth for the 2nd, up until the last.

- Brackets indicates a list, most significant to least significant.
- The ":" character indicates a continuous range between 2 values.
- The "," character separates non-contiguous values.
- There are some cases where more than one logical mnemonic maps to a single physical mnemonic.

Note that it is implied that the MSR {lthree,core,thread} parameters are not part of a range.

Example:

NAMESP::REGNAME\_inst[BLOCK[5:0],BCST]\_aliasHOST; FFF1x00000088\_x[000[B:6]\_0001,00000000]

- There are 7 instances.
- NAMESP is the namespace.
- 6 instances are represented by the sub-range 000[B:6]\_0001.
- \_instBCST corresponds to FFF1x00000088\_x00000000.
- \_inst BLOCK 0 corresponds to FFF1x00000088\_x00060001.
- ...
- \_inst BLOCK 5 corresponds to FFF1x00000088\_x000B0001.

### 1.3.4.5.3 MSR Access Method

The MSR parameters {lthree,core,thread} are implied by the identity of the core on which the RDMSR/WRMSR is being executed, and therefore are not represented in the physical mnemonic.

MSRs that are:

- per-thread have the {lthree,core,thread} parameters.
- per-core do not have the thread parameter.
- per-L3 do not have the {core,thread} parameters.
- common to all L3's do not have the {lthree,core,thread} parameters.

#### 1.3.4.5.3.1 MSR Per-Thread Example

An MSR that is per-thread has all three {lthree,core,thread} parameters and all instances have the same physical mnemonic.

#### MSR0000\_0010 [Time Stamp Counter] (TSC)

Read-write, Volatile. Reset: 0000_0000_0000_0000h.	
Core::X86::Msr::TSC_lthree[1:0]_core[3:0]_thread[1:0]; MSR00000010	
Bits	Description
63:0	<b>TSC: time stamp counter.</b> Read-write, Volatile. Reset: 0. The TSC increments at the P0 frequency. The TSC counts at the same rate in all P-states, all C states, S0, or S1. A read of this MSR in guest mode is affected by Core::X86::Msr::TscRateMsr. The value (TSC/TSCRatio) is the TSC P0 frequency based value (as if TSCRatio == 1.0) when (TSCRatio != 1.0).

Figure 5: Register Instance Table: MSR Example

#### 1.3.4.5.3.2 MSR Range Example

An MSR can exist as a range for a parameter other than the {lthree,core,thread} parameters.

In the following example the n parameter is a range. The \_n0 value corresponds to MSR0000\_0201, and so on.

**MSR0000\_0201 [Variable-Size MTRRs Mask] (MtrrVarMask)**

Reset: 0000_0000_0000_0000h.
Core::X86::Msr::MtrrVarMask[n[7:0]]_lthree[1:0]_core[3:0]; MSR0000_0201[[F.D.B.9.7.5.3.1]]

Figure 6: Register Instance Table: MSR Range Example

**1.3.4.5.4 BAR Access Method**

The BAR access method is indicated by a physical mnemonic that has the form PREFIXxNUMBER.

- Example: APICx0000. The BAR prefix is “APIC”.

The BAR prefix represents either a constant or an expression that consists of a register reference.

**1.3.4.5.4.1 BAR as a Register Reference**

A relocatable BAR is when the base of an IP is not a constant.

- The prefix NTBPRIBAR0 represents the base of the IP, the value of which comes from the register NBIFEPFNCFG::BASE\_ADDR\_1\_aliasHOST\_instNBIF0\_func1[BASE\_ADDR].

**NTBPRIBAR0x00000 (NTB\_SMU\_PCTRL0)**

Reset: 0000_0000h.
NTB::NTB_SMU_PCTRL0_aliasHOSTPRI; NTBPRIBAR0x00000;
NTBPRIBAR0=NBIFEPFNCFG::BASE_ADDR_1_aliasHOST_instNBIF0_func1[BASE_ADDR]
NTB::NTB_SMU_PCTRL0_aliasHOSTSEC; NTBSECBAR0x00000;
NTBSECBAR0=NBIFEPFNCFG::BASE_ADDR_1_aliasHOST_instNBIF2_func1[BASE_ADDR]
NTB::NTB_SMU_PCTRL0_aliasSMN; NTBx00000000; NTB=0400_0000h

Figure 7: Register Instance Table: BAR as Register Reference

**1.3.4.5.5 PCICFG Access Method**

The PCICFG access method is indicated by a physical mnemonic that has the form DXXFXxNUMBER. There are 2 cases:

- Bus omitted and implied to be 00h.
- Bus represented as BXX and indicates that the bus is indicated by a register field.

Example:

- Example: D18F000h. (The bus, when omitted, is implied to be 00h)
- Example: BXXD0F000h. (The bus as an expression that includes a register reference)

**1.3.4.5.5.1 PCICFG Bus Implied to be 00h**

Example:

- The absence of a B before the D14 implies that the bus is 0.

FCH::ITF::LPC::PciDevVendID_aliasHOST; D14F3x000
--------------------------------------------------

Figure 8: Register Instance Table: Bus Implied to be 00h

**1.3.4.5.6 Data Port Access Method**

A data port requires that the data port select be written before the register is accessed via the data port.

Example:

- The data port select value follows the “\_x”.
- The data port select register follows the “DataPortWrite=”.

DF::FabricBlockInstanceCount_inst[PIE0,BCST]_aliasHOST; D18F0x040_x[00050001,00000000]; DataPortWrite=DF::FabricConfigAccessControl
DF::FabricBlockInstanceCount_inst[PIE0,BCST]_aliasSMN; DFF0x00000040_x[00050001,00000000]; DFF0=0001_C000h;
DataPortWrite=DF::FabricConfigAccessControl

Figure 9: Register Instance Table: Data Port Select

**1.3.4.6 Register Field Format**

The register field definition are all rows that follow the Bits/Description row. Each field row represents the definition of a bit range, with the bit ranges ordered from most to least significant. There are 2 columns, with the left column defining the field bit range, and the right column containing the field definition.

There are 2 field definition formats, simple and complex. If the description can be described in the simple one paragraph format then the simple format is used, else the complex format is used.

**1.3.4.7 Simple Register Field Format**

The simple register format compresses all content into a single paragraph with the following implied order:

1. Field name (required)
  - Allowed to be Reserved. See 1.3.4.9 [Field Name is Reserved].
  - "FFXSE" in the example figure.
2. Field title
  - "fast FXSAVE/FRSTOR enable" in the example figure.
3. Field Access Type. See 1.3.4.10 [Field Access Type].
  - In the example figure the access type is "Read-write".
4. Field Reset. See 1.3.4.11 [Field Reset].
  - In the example figure the reset is warm reset and "0".
5. Field Init. See 1.3.4.12 [Field Initialization].
6. Field Check. See 1.3.4.13 [Field Check].
7. Field Valid Values, if the valid values are single bit (E.g. 0=, 1=). See 1.3.4.14 [Field Valid Values].
  - In the example figure the 1= definition begins with "Enables" and ends with "mechanism".
  - In the example figure there is no 0= definition.
8. Field description, if it is a single paragraph.
  - In the example figure the field description begins with "This is" and ends with "afterwards".

All fields that don't exist are omitted.

14	FFXSE: fast FXSAVE/FRSTOR enable Read-write Reset: 0 1= Enables the fast FXSAVE/FRSTOR mechanism. A 64-bit operating system may enable the fast FXSAVE/FRSTOR mechanism if (Core::X86::Cpuid::FeatureExtIdEdx[FFXSR] == 1). This bit is set once by the operating system and its value is not changed afterwards.
----	-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Figure 10: Simple Register Field Example

### 1.3.4.8 Complex Register Field Format

Content that can't be expressed in the single paragraph format is broken out to a separate sub-row (a definition column row).

Additional sub-rows are added in the following order:

1. Complex expression for {Reset,AccessType,Init,Check}.
2. Instance specific {Reset,AccessType,Init,Check} values.
3. Description, if more than 1 paragraph.
4. Valid values, if more than 0=/1=. Or a Valid bit table. (see figure)

The following figure highlights a complex access type specification.

63:0	<b>APerfReadOnly: read-only actual core clocks counter.</b> Reset: 0. This register increments in proportion to the actual number of core clocks cycles while the core is in C0. See <a href="#">Core::X86::Msr::MPerfReadOnly</a> . This register is not affected by writes to <a href="#">Core::X86::Msr::APERF</a> .
	<b>AccessType:</b> <a href="#">Core::X86::Msr::HWCR[EffFreqReadOnlyLock]</a> ? Read-only, Volatile : Read-write, Volatile.

Figure 11: Register Field Sub-Row for {Reset,AccessType,Init,Check}

The following figure highlights instance specific cold reset values.

- The format of each instance specific row is: logical mnemonic, then content type, then content value.
- In this case there are 2 reset values, one row for each reset value.

23	<b>McaBankPresent.</b> <u>Read-only.</u> Set by hardware if the Instance has an MCA bank.
	<u>_inst[TCDX[6:0],IOS0,IOM0,CCM[1:0],CAKE[5:0],BCST]_alias[SMN,HOST]:</u> Reset: Fixed,0. <u>_inst[PIE0,CS[1:0]]_alias[SMN,HOST]:</u> Reset: Fixed,1.

Figure 12: Register Field Sub-Row for Instance Specific Reset

The following figure highlights a complex description specification.

4	<b>INVDWBINVD: INVD to WBINVD conversion.</b> Read-write. Reset: 1. Check: 1. 1=Convert INVD to WBINVD.
	<b>Description:</b> This bit is required to be set for normal operation when any of the following are true: <ul style="list-style-type: none"> <li>• An L2 is shared by multiple threads.</li> <li>• An L3 is shared by multiple cores.</li> <li>• CC6 is enabled.</li> <li>• Probe filter is enabled.</li> </ul>

Figure 13: Register Field Sub-Row for Description

The following figure highlights a complex valid value table, used either when the field is more than 1 bit or when the definition is more than a single sentence.

2:1	<b>CpuWdtTimeBase: CPU watchdog timer time base.</b> Read-write. Reset: 0. Specifies the time base for the timeout period specified in <i>CpuWdtCountSel</i> .										
	<b>ValidValues:</b>										
	<table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>1.31ms</td> </tr> <tr> <td>01b</td> <td>1.28us</td> </tr> <tr> <td>10b</td> <td>Reserved (5ns)</td> </tr> <tr> <td>11b</td> <td>Reserved</td> </tr> </tbody> </table>	Value	Description	00b	1.31ms	01b	1.28us	10b	Reserved (5ns)	11b	Reserved
Value	Description										
00b	1.31ms										
01b	1.28us										
10b	Reserved (5ns)										
11b	Reserved										

Figure 14: Register Field Sub-Row for Valid Value Table

The following figure highlights a valid bit table which is used when each bit has a specific function.

55:52	Reserved.										
51:48	<b>SliceMask.</b> Read-write. Reset: 0.										
	<b>ValidValues:</b>										
	<table border="1"> <thead> <tr> <th>Bit</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>[0]</td> <td>L3 Slice 0 mask.</td> </tr> <tr> <td>[1]</td> <td>L3 Slice 1 mask.</td> </tr> <tr> <td>[2]</td> <td>L3 Slice 2 mask.</td> </tr> <tr> <td>[3]</td> <td>L3 Slice 3 mask.</td> </tr> </tbody> </table>	Bit	Description	[0]	L3 Slice 0 mask.	[1]	L3 Slice 1 mask.	[2]	L3 Slice 2 mask.	[3]	L3 Slice 3 mask.
Bit	Description										
[0]	L3 Slice 0 mask.										
[1]	L3 Slice 1 mask.										
[2]	L3 Slice 2 mask.										
[3]	L3 Slice 3 mask.										

Figure 15: Register Field Sub-Row for Valid Bit Table

#### 1.3.4.9 Field Name is Reserved

When a register field name is Reserved, and it does not explicitly specify an access type, then the implied access type is "Reserved-write-as-read".

- The Reserved-write-as-read access type is:
  - Reads must not depend on the read value.
  - Writes must only write the value that was read.

#### 1.3.4.10 Field Access Type

The AccessType keyword is optional and specifies the access type for a register field. The access type for a field is a comma separated list of the following access types.

Table 8: AccessType Definitions

Term	Description
<b>Read-only</b>	Readable; writes are ignored.
<b>Read-write</b>	Readable and writable.
<b>Read</b>	Readable; must be associated with one of the following {Write-once, Write-1-only, Write-1-to-clear, Error-on-write}.
<b>Write-once</b>	Capable of being written once; all subsequent writes have no effect. If not associated with Read, then reads are undefined.
<b>Write-only</b>	Writable. Reads are undefined.
<b>Write-1-only</b>	Writing a 1 sets to a 1; Writing a 0 has no effect. If not associated with Read, then reads are undefined.

<b>Write-1-to-clear</b>	Writing a 1 clears to a 0; Writing a 0 has no effect. If not associated with Read, then reads are undefined.
<b>Write-0-only</b>	Writing a 0 clears to a 0; Writing a 1 has no effect. If not associated with Read, then reads are undefined.
<b>Error-on-read</b>	Error occurs on read.
<b>Error-on-write</b>	Error occurs on write.
<b>Error-on-write-0</b>	Error occurs on bitwise write of 0.
<b>Error-on-write-1</b>	Error occurs on bitwise write of 1.
<b>Inaccessible</b>	Not readable or writable (e.g., Hide ? Inaccessible : Read-Write).
<b>Configurable</b>	Indicates that the access type is configurable as described by the documentation.
<b>Unpredictable</b>	The behavior of both reads and writes is unpredictable.
<b>Reserved-write-as-1</b>	Reads are undefined. Must always write 1.
<b>Reserved-write-as-0</b>	Reads are undefined. Must always write 0.
<b>Volatile</b>	Indicates that a register field value may be modified by hardware, firmware, or microcode when fetching the first instruction and/or might have read or write side effects. No read may depend on the results of a previous read and no write may be omitted based on the value of a previous read or write.

#### 1.3.4.10.1 Conditional Access Type Expression

The ternary operator can be used to express an access type that is conditional on an expression that can contain any of the following:

- A register field value
- A constant
- A definition

#### 1.3.4.11 Field Reset

The Reset keyword is optional and specifies the value for a register field at the time that hardware exits reset, before firmware initialization initiates.

Unless preceded by one of the following prefixes, the reset value is called warm reset and the value is applied at both warm and cold reset.

*Table 9: Reset Type Definitions*

Type	Description
Cold	Cold reset. The value is applied only at cold reset.
Fixed	The value applies at all time.

#### 1.3.4.12 Field Initialization

The Init keyword is optional and specifies an initialization recommendation for a register field.

If present, then there is an optional prefix that specifies the owner of the initialization. See Table 10 [Init Type Definitions].

- Example: Init: BIOS,2'b0. //A initialization recommendation for a field to be programmed by BIOS.

Table 10: Init Type Definitions

Type	Description
BIOS	Initialized by AMD provided AMD Generic Encapsulated Software Architecture (AGESA™) x86 software.
SBIOS	Initialized by OEM or IBV provided x86 software, also called Platform BIOS.

### 1.3.4.13 Field Check

The Check keyword is optional and specifies the value that is recommended for firmware/software to write for a register field. It is a recommendation, not a requirement, and may not under all circumstances be what software programs.

### 1.3.4.14 Field Valid Values

A register can optionally have either a valid values table or a valid bit table:

- A valid values table specifies the definition for specific field values.
- A valid bit table specifies the definition for specific field bits.

## 1.4 Definitions

Table 11: Definitions

Term	Description
<b>AGESA™</b>	AMD Generic Encapsulated Software Architecture.
<b>AP</b>	Applications Processor.
<b>APML</b>	Advanced Platform Management Link.
<b>BAPM</b>	Bidirectional Application Power Management.
<b>BCD</b>	Binary Coded Decimal number format.
<b>BCS</b>	Base Configuration Space.
<b>BERT</b>	Bit Error Rate Tester. A piece of test equipment that generate arbitrary test patterns and checks that a device under test returns them without errors.
<b>BIST</b>	Built-In Self-Test. Hardware within the processor that generates test patterns and verifies that they are stored correctly (in the case of memories) or received without error (in the case of links).
<b>Boot VID</b>	Boot Voltage ID. This is the VDD and VDDNB voltage level that the processor requests from the external voltage regulator during the initial phase of the cold boot sequence.
<b>C-states</b>	These are ACPI defined core power states. C0 is operational. All other C-states are low-power states in which the processor is not executing code. See docACPI.
<b>COF</b>	Current operating frequency of a given clock domain.
<b>Cold reset</b>	PWROK is deasserted and RESET_L is asserted.
<b>DID</b>	Divisor Identifier. Specifies the post-PLL divisor used to reduce the COF.
<b>Doubleword</b>	A 32-bit value.
<b>DW</b>	Doubleword.
<b>ECS</b>	Extended Configuration Space.
<b>EDC</b>	Electrical design current. Indicates the maximum current the voltage rail can demand for a short, thermally insignificant time.
<b>FCH</b>	The integrated platform subsystem that contains the IO interfaces and bridges them to the system BIOS. Previously included in the Southbridge.
<b>FDS</b>	Functional Data Sheet. There is one FDS for each package type. See docSAM4.



<b>FID</b>	Frequency Identifier. Specifies the PLL frequency multiplier for a given clock domain.
<b>GB</b>	Gbyte or Gigabyte; 1,073,741,824 bytes.
<b>GT/s</b>	Giga-Transfers per second.
<b>HTC</b>	Hardware Thermal Control.
<b>HTC-active state</b>	Hardware-controlled lower-power, lower performance state used to reduce temperature.
<b>IO configuration</b>	Access to configuration space though IO ports CF8h and CFCh.
<b>IP</b>	In electronic design a semiconductor Intellectual Property, IP , or IP block is a reusable unit of logic, cell, or integrated circuit layout design that is the intellectual property of one party.
<b>KB</b>	Kbyte or Kilobyte; 1024 bytes.
<b>Master abort</b>	This is a PCI-defined term that is applied to transactions on other than PCI buses. It indicates that the transaction is terminated without affecting the intended target; reads return all 1s; write are discarded; the master abort error code is returned in the response, if applicable; master abort error bits are set if applicable.
<b>MB</b>	Megabyte; 1024 KB.
<b>MMIO</b>	Memory-Mapped Input-Output range. This is physical address space that is mapped to the IO functions such as the IO links or MMIO configuration.
<b>MMIO configuration</b>	Access to configuration space through memory space.
<b>Node</b>	A node, is an integrated circuit device that includes one to 8 cores (one or two Core Complexes).
<b>OW</b>	Octword. An 128-bit value.
<b>Physical address</b>	Addresses used by cores in transactions sent to the DF.
<b>Processor</b>	A package containing one or more Nodes. See Node.
<b>PSI</b>	Power Status Indicator.
<b>QW</b>	Quadword. A 64-bit value.
<b>RX</b>	Receiver.
<b>REFCLK</b>	Reference clock. Refers to the clock frequency (100 MHz) or the clock period (10 ns) depending on the context used.
<b>Shutdown</b>	A state in which the affected core waits for either INIT, RESET, or NMI. When shutdown state is entered, a shutdown special cycle is sent on the IO links.
<b>Slam</b>	Refers to changing the voltage to a new value in one step (as opposed to stepping).
<b>SMAF</b>	System Management Action Field. This is the code passed from the SMC to the processors in STPCLK assertion messages.
<b>SMC</b>	System Management Controller. This is the platform device that communicates system management state information to the processor through an IO link, typically the system IO hub.
<b>Speculative event</b>	A performance monitor event counter that counts all occurrences of the event even if the event occurs during speculative code execution.
<b>TCC</b>	Temperature Calculation Circuit.
<b>Tctl</b>	Processor Temperature control value.
<b>TDC</b>	Thermal Design Current. See the AMD Infrastructure Roadmap, #41482.
<b>TDP</b>	Thermal Design Power. A power consumption parameter that is used in conjunction with thermal specifications to design appropriate cooling solutions for the processor.
<b>Token</b>	A scheduler entry used in various Northbridge queues to track outstanding requests.
<b>TX</b>	Transmitter.
<b>UI</b>	Unit interval. This is the amount of time equal to one half of a clock cycle.
<b>UMI</b>	Unified Media Interface. The link between the processor and the FCH.
<b>VDD</b>	Main power supply to the processor core logic.
<b>VID</b>	Voltage level identifier.
<b>VRM</b>	Voltage Regulator Module.

<b>W</b>	Word. A 16-bit value.
<b>Warm reset</b>	RESET_L is asserted only (while PWROK stays high).
<b>XBAR</b>	Cross bar; command packet switch.

## 1.5 Changes Between Revisions and Product Variations

### 1.5.1 Revision Conventions

The processor revision is specified by CPUID\_Fn00000001\_EAX (FamModStep) or CPUID\_Fn80000001\_EAX (FamModStepExt). This document uses a revision letter instead of specific model numbers. Where applicable, the processor stepping is indicated after the revision letter. All behavior marked with a revision letter apply to future revisions unless they are superseded by a change in a later revision. See the revision guide in 1.2 [Reference Documents] for additional information about revision determination.

## 1.6 Package

The following packages are supported.

*Table 12: Package Definitions*

<b>Term</b>	<b>Description</b>
<b>AM4</b>	Desktop, single die, single socket. For client platform. DDR4.

## 1.7 Processor Overview

### 1.7.1 Features

Family 17h Models 00h-0Fh are a microprocessor System-On-a-Chip (SOC) featuring AMD x86 cores. It also introduces integrated IO, and integrated southbridge control hub, SCH where no supporting chipset is necessary.

- CPU:
  - 2 Core Complexes (CCX). The Core represents the x86 ISA core from AMD designed for FX and 7th generation APU offerings.
    - Supports Simultaneous Multithreading over previous generations clusters.
  - Each core complex consists of:
    - 4 cores where each core may run in single-thread mode (1T) or two-thread SMT mode (2T) for a total of up to 8 threads per complex
    - 512KB of L2 per core for a total of 2MB L2 per complex
      - 4MB L2 total
    - 8MB of L3 shared across all cores within the complex
      - 16MB L3 total
- Scalable Data Fabric. This provides the data path that connects the compute complexes, the I/O interfaces, and the memory interfaces to each other.
  - Handles request, response, and data traffic
  - Handles probe traffic to facilitate coherency, including a probe filter supporting up to 512GB per DRAM channel
  - Handles interrupt request routing (APIC)
- Memory interface
  - 2 Unified Memory Controllers (UMC), each supporting one DRAM channel

- 2 DDR4 PHYs. Each PHY supports:
  - 64-bit data plus ECC
  - 1 DRAM channel per PHY
  - 2 DIMMs per channel
    - DDR4 transfer rates from 1333MT/s to 3200MT/s
    - UDIMM,SODIMM
- PSP and SMU
  - MP0 (PSP) and MP1 (SMU) microcontrollers
    - This document refers to the AMD Secure Processor technology as Platform Security Processor (PSP).
  - Thermal monitoring
  - Fuses
  - Clock control
- NBIO
  - 2 SYSHUBs
  - 1 IOHUB with IOMMU v2.x
  - Two 8x16 PCIe® controllers supporting Gen1/Gen2/Gen3. Note that SATA Express is supported by combining an x2 PCIe port and two SATA ports on the same 2 lanes.
- Enterprise 12G (E12G) Combo PHYs, PCS, and UPI muxing
  - 6 x4 PHYs plus 5 x2 PHYs
  - PHYs can support the following controller types: PCIe, WAFL, xGMI, SATA, and Ethernet (SGMII 1000/100/10, 10GBASE-KR, 1000BASE-KX protocols). In addition, SATA Express can be supported by combining PCIe and SATA controllers on the same lanes with a GPIO for a device to indicate its controller type.
  - PHY muxing is provided that allows different package or board configurations to enable a single PHY to support functionality from multiple on-die controllers
- Fusion Controller Hub (FCH) or southbridge (SB))
  - ACPI
  - CLKGEN/CGPLL for refclk generation
  - eMMC
  - GPIOs (varying number depending on muxing)
    - (6 ports)
  - LPC
  - Real-Time Clock (RTC)
  - SMBus (2 ports)
  - SPI/eSPI
  - UART (4 ports)
- Azalia
  - High Definition Audio
- Ethernet complex
  - Up to 4 lanes of 10/100/1000 SGMII, or 10GBASE-KR, or 1000BASE-KX Ethernet operation
  - 2 instances of a "lite" controller configuration
  - 2 instances of a "heavy" controller configuration
- SATA
  - Up to 8 lanes of SATA Gen1/Gen2/Gen3, also provides the legacy SATA support for SATAe ports
- SGPIO
- USB3.0
  - 4 ports of USB3 SuperSpeed
  - includes support for legacy USB speeds




Figure 16: Family 17h Models 00h-0Fh Processor Overview

1.8 System Overview

1.8.1 AM4 Desktop

AM4 is a single-socket client infrastructure supporting DDR4 and PCIe for non-coherent I/O communication. The AM4 package is a lidded  $\mu$ PGA package that supports AMD Family 15h Models 60h - 6Fh, Family 17h Models 00h-0Fh die, and Family 17h Models 10h-1Fh die.

Table 13: AM4 IP Capabilities

AM4 IP Configuration	
Module Type	Single die, micro pin grid array common socket infrastructure with other AM4 products
Cores / module	8
Memory channel/module	2
Max DIMMs/channel	2
DIMM Type	1.2V up to DDR4-3200
Combo links/module (note1)	PHY groupings of 16 lanes may each have a maximum of 8 PCIe ports, where a port consists of a power-of-2 lanes (x1, x2, x4, x8, x16) or a SATA Express port
Max PCIe/module	24 lanes: 16 for dGPU, 4 for IO expander, 4 for storage (NVMe or 2 ports SATA Express)
Max SATA/ module (note2)	Up to 4 Gen 3

Native I/O	USB3/2, SPI, LPC, I2C, RTC, Power control, etc.
Notes: 1: Combo links can take the form of PCIe, SATA, SATA Express with configuration restrictions. 2: These functions are in lieu of PCIe on those ports (e.g., a group of 8 SATA displaces 8 PCIe lanes).	

## 1.8.2 Mixed Processor Revision Support

AMD Family 17h processors with different OPNs or different revisions cannot be mixed in a multiprocessor system. If an unsupported configuration is detected, BIOS should configure the BSP as a single processor system and signal an error.

## 2 Core Complex (CCX)

### 2.1 Processor x86 Core

#### 2.1.1 Core Definitions

Table 14: Definitions

Term	Description
<b>CCX</b>	Core Complex where more than one core shares L3 resources.
<b>Core</b>	The instruction execution unit of the processor when the term Core is used in a x86 core context.
<b>CoreCOF</b>	Core current operating frequency in MHz. CoreCOF = (Core::X86::Msr::PStateDef[CpuFid[7:0]]/Core::X86::Msr::PStateDef[CpuDfsId])*200.
<b>CPL</b>	Current Privilege Level of the running task when the term CPL is used in a x86 core context.
<b>CpuCoreNum</b>	Specifies the core number.
<b>Downcoring</b>	Removal of cores.
<b>IBS</b>	Instruction based sampling.
<b>IO configuration</b>	Access to configuration space through IO ports CF8h and CFCh.
<b>IORR</b>	IO range register.
<b>L1 cache</b>	The level 1 caches (instruction cache and the data cache).
<b>L2 cache</b>	The level 2 caches.
<b>L3</b>	Level 3 Cache. The L3 term is also in Addrmaps to enumerate CCX units.
<b>L3 cache</b>	Level 3 Cache.
<b>Linear (virtual) address</b>	The address generated by a core after the segment is applied.
<b>LINT</b>	Local interrupt.
<b>Logical address</b>	The address generated by a core before the segment is applied.
<b>LVT</b>	Local vector table. A collection of APIC registers that define interrupts for local events (e.g., APIC[530:500] [Extended Interrupt [3:0] Local Vector Table]).
<b>Micro-op</b>	Micro-op. Instructions have variable-length encoding and many perform multiple primitive operations. The processor does not execute these complex instructions directly, but, instead, decodes them internally into simpler fixed-length instructions called macro-ops. Processor schedulers subsequently break down macro-ops into sequences of even simpler instructions called micro-ops, each of which specifies a single primitive operation.
<b>MSR</b>	Model-specific register. The core includes several MSRs for general configuration and control.
<b>MTRR</b>	Memory-type range register. The MTRRs specify the type of memory associated with various memory ranges.
<b>NTA</b>	Non-Temporal Access.
<b>PDM</b>	Processor debug mode.
<b>PMC</b>	Performance monitor counter.
<b>PTE</b>	Page table entry.
<b>SMI</b>	System management interrupt.
<b>Speculative event</b>	A performance monitor event counter that counts all occurrences of the event even if the event occurs during speculative code execution.

<b>SVM</b>	Secure virtual machine.
<b>BSC</b>	Boot strap core. Core 0 of the BSP.
<b>BSP</b>	Boot strap processor.
<b>Canonical-address</b>	An address in which the state of the most-significant implemented bit is duplicated in all the remaining higher-order bits, up to bit 63.
<b>CMP</b>	Specifies the core number.
<b>#GP</b>	A general-protection exception.
<b>#GP(0)</b>	Notation indicating a general-protection exception (#GP) with error code of 0.
<b>NBC</b>	NBC = (CPUID Fn00000001_EBX[LocalApicId[3:0]]==0). Node Base Core. The lowest numbered core in the node.
<b>SMM</b>	System Management Mode.
<b>SMT</b>	Simultaneous multithreading. See Core::X86::Cpuid::CoreId[ThreadsPerCore].
<b>Thread</b>	One architectural context for instruction execution.
<b>WDT</b>	Watchdog timer. A timer that detects activity and triggers an error if a specified period of time expires without the activity.

## 2.1.2 Secure Virtual Machine Mode (SVM)

Support for SVM mode is indicated by Core::X86::Cpuid::FeatureExtIdEcx[SVM].

### 2.1.2.1 BIOS support for SVM Disable

The BIOS should include the following user setup options to enable and disable AMD Virtualization™ technology.

#### 2.1.2.1.1 Enable AMD Virtualization™

- Core::X86::Msr::VM\_CR[SvmeDisable] = 0.
- Core::X86::Msr::VM\_CR[Lock] = 1.
- Core::X86::Msr::SvmLockKey[SvmLockKey] = 0000000000000000h.

#### 2.1.2.1.2 Disable AMD Virtualization™

- Core::X86::Msr::VM\_CR[SvmeDisable] = 1.
- Core::X86::Msr::VM\_CR[Lock] = 1.
- Core::X86::Msr::SvmLockKey[SvmLockKey] = 0000000000000000h.

The BIOS may also include the following user setup options to disable AMD Virtualization technology.

#### 2.1.2.1.3 Disable AMD Virtualization™, with a user supplied key

- Core::X86::Msr::VM\_CR[SvmeDisable] = 1.
- Core::X86::Msr::VM\_CR[Lock] = 1.
- Core::X86::Msr::SvmLockKey[SvmLockKey] programmed with value supplied by user. This value should be stored in NVRAM.

## 2.1.3 CPU Power Management

## 2.1.4 Effective Frequency

The effective frequency interface allows software to discern the average, or effective, frequency of a given core over a configurable window of time. This provides software a measure of actual performance rather than forcing software to assume the current frequency of the core is the frequency of the last P-state requested.

The following procedure calculates effective frequency using Core::X86::Msr::MPERF and Core::X86::Msr::APERF:

1. At some point in time, write 0 to both MSRs.
2. At some later point in time, read both MSRs.
3. Effective frequency = (value read from Core::X86::Msr::APERF / value read from Core::X86::Msr::MPERF) \* P0 frequency.

Additional notes:

- The amount of time that elapses between steps 1 and 2 is determined by software.
- It is software's responsibility to disable interrupts or any other events that may occur in between the write of Core::X86::Msr::MPERF and the write of Core::X86::Msr::APERF in step 1 or between the read of Core::X86::Msr::MPERF and the read of Core::X86::Msr::APERF in step 2.
- The behavior of Core::X86::Msr::MPERF and Core::X86::Msr::APERF may be modified by Core::X86::Msr::HWCR[EffFreqCntMwait].
- The effective frequency interface provides +/- 50MHz accuracy if the following constraints are met:
  - Effective frequency is read at most one time per millisecond.
  - When reading or writing Core::X86::Msr::MPERF and Core::X86::Msr::APERF software executes only MOV instructions, and no more than 3 MOV instructions, between the two RDMSR or WRMSR instructions.
  - Core::X86::Msr::MPERF and Core::X86::Msr::APERF are invalid if an overflow occurs.

## 2.1.5 Address Space

### 2.1.5.1 Virtual Address Space

The processor supports 48-bit address bits of virtual memory space (256 TB) as indicated by Core::X86::Cpuid::LongModeInfo.

### 2.1.5.2 Physical Address Space

The processor supports a 48-bit physical address space. See Core::X86::Cpuid::LongModeInfo. The processor master aborts the following upper-address transactions (to address PhysAddr):

- Link or core requests with non-zero PhysAddr[63:48].

### 2.1.5.3 System Address Map

The processor defines a reserved memory address region starting at FFFD00000000h and extending up to FFFFFFFFh. System software must not map memory into this region. Downstream host accesses to the reserved address region results in a page fault. Upstream system device accesses to the reserved address region results in an undefined operation.

#### 2.1.5.3.1 Memory Access to the Physical Address Space

All memory accesses to the physical address space from a core are sent to its associated Data Fabric (DF). All memory accesses from a link are routed through the DF. An IO link access to physical address space indicates



to the DF the cache attribute (Coherent or Non-coherent, based on bit[0] of the Sized Read and Write commands).

A core access to physical address space has two important attributes that must be determined before issuing the access to the NB: the memory type (e.g., WB, WC, UC; as described in the MTRRs) and the access destination (DRAM or MMIO).

If the memory map maps a region as DRAM that is not populated with real storage behind it, then that area of DRAM must be mapped as UC memtype.

This mechanism is managed by the BIOS and does not require any setup or changes by system software.

### 2.1.5.3.1.1 Determining Memory Type

The memory type for a core access is determined by the highest priority of the following ranges that the access falls in: 1=Lowest priority.

1. The memory type as determined by architectural mechanisms.
  - See the APM2 chapter titled “Memory System”, sections “Memory-Type Range Registers” and “Page-Attribute Table Mechanism”.
  - See the APM2 chapter titled “Nested Paging”, section “Combining Memory Types, MTRRs”.
  - See Core::X86::Msr::MTRRdefType, Core::X86::Msr::MtrrVarBase, Core::X86::Msr::MtrrVarMask, Core::X86::Msr::MtrrVar\_64K and Core::X86::Msr::MtrrVarFix\_16K\_0 through Core::X86::Msr::MtrrVarFix\_4K\_7.
2. TSeg & ASeg SMM mechanism. (see Core::X86::Msr::SMMAddr and Core::X86::Msr::SMMMask)
3. CR0[CD]: If (CR0[CD]==1) then MemType=CD.
4. MMIO configuration space, APIC space.
  - MMIO APIC space and MMIO config space must not overlap.
  - MemType=UC.
5. If (“In SMM Mode” && ~((Core::X86::Msr::SMMMask[AValid] && “The address falls within the ASeg region”) || (Core::X86::Msr::SMMMask[TValid] && “The address falls within the TSeg region”))) then MemType=CD.

### 2.1.6 Configuration Space

PCI-defined configuration space was originally defined to allow up to 256 bytes of register space for each function of each device; these first 256 bytes are called base configuration space (BCS). It was expanded to support up to 4096 bytes per function; bytes 256 through 4095 are called extended configuration space (ECS).

The processor includes configuration space registers located in both BCS and ECS. Processor configuration space is accessed through bus 0, devices 18h to 1Fh, where device 18h corresponds to node 0 and device 1Fh corresponds to node 7. See 2.1.6.3 [Processor Configuration Space].

Configuration space is accessed by the processor through two methods as follows:

- IO-space configuration: IO instructions to addresses CF8h and CFCh.
  - Enabled through IO::IoCfgAddr[ConfigEn], which allows access to BCS.
  - Use of IO-space configuration can be programmed to generate GP faults through Core::X86::Msr::HWCR[IoCfgGpFault].
  - SMI trapping for these accesses is specified by Core::X86::Msr::SMI\_ON\_IO\_TRAP\_CTL\_STS and Core::X86::Msr::SMI\_ON\_IO\_TRAP.
- MMIO configuration: configuration space is a region of memory space.
  - The base address and size of this range is specified by Core::X86::Msr::MmioCfgBaseAddr. The size is controlled by the number of configuration-space bus numbers supported by the system. Accesses to this range are converted configuration space as follows:

- Address[31:0] = {0h, bus[7:0], device[4:0], function[2:0], offset[11:0]}.

The BIOS may use either configuration space access mechanism during boot. Before booting the OS, BIOS must disable IO access to ECS, enable MMIO configuration and build an ACPI defined MCFG table. BIOS ACPI code must use MMIO to access configuration space.

### 2.1.6.1 MMIO Configuration Coding Requirements

MMIO configuration space accesses must use the uncacheable (UC) memory type.

Instructions used to read MMIO configuration space are required to take the following form:

```
mov eax/ax/al, any_address_mode;
```

Instructions used to write MMIO configuration space are required to take the following form:

```
mov any_address_mode, eax/ax/al;
```

No other source/target registers may be used other than eax/ax/al.

In addition, all such accesses are required not to cross any naturally aligned DW boundary. Access to MMIO configuration space registers that do not meet these requirements result in undefined behavior

### 2.1.6.2 MMIO Configuration Ordering

Since MMIO configuration cycles are not serializing in the way that IO configuration cycles are, their ordering rules relative to posted may result in unexpected behavior.

Therefore, processor MMIO configuration space is designed to match the following ordering relationship that exists naturally with IO-space configuration: if a core generates a configuration cycle followed by a posted write cycle, then the posted write is held in the processor until the configuration cycle completes. As a result, any unexpected behavior that might have resulted if the posted-write cycle were to pass MMIO configuration cycle is avoided.

### 2.1.6.3 Processor Configuration Space

Accesses to unimplemented registers of implemented functions are ignored: writes dropped; reads return 0.

Accesses to unimplemented functions also ignored: writes are dropped; however, reads return all F's. The processor does not log any master abort events for accesses to unimplemented registers or functions.

Accesses to device numbers of devices not implemented in the processor are routed based on the configuration map registers. If such requests are master aborted, then the processor can log the event.

## 2.1.7 PCI Configuration Legacy Access

### IOx0CF8 [IO-Space Configuration Address] (IoCfgAddr)

Read-write. Reset: 0000\_0000h.

IO::IoCfgAddr, and IO::IoCfgData are used to access system configuration space, as defined by the PCI specification. IO::IoCfgAddr provides the address register and IO::IoCfgData provides the data port. Software sets up the configuration address by writing to IO::IoCfgAddr. Then, when an access is made to IO::IoCfgData, the processor generates the corresponding configuration access to the address specified in IO::IoCfgAddr. See 2.1.6 [Configuration Space].

IO::IoCfgAddr may only be accessed through aligned, DW IO reads and writes; otherwise, the accesses are passed to the appropriate IO link. Accesses to IO::IoCfgAddr and IO::IoCfgData received from an IO link are treated as

all other IO transactions received from an IO link. IO::

IO::

Bits	Description
31	<b>ConfigEn: configuration space enable.</b> Read-write. Reset: 0. 0=IO read and write accesses are passed to the appropriate IO link and no configuration access is generated. 1=IO read and write accesses to IO:: <iocfgdata address="" are="" at="" by="" configuration="" cycles="" into="" register.<="" specified="" td="" the="" this="" translated=""> </iocfgdata>
30:28	Reserved.
27:24	<b>ExtRegNo: extended register number.</b> Read-write. Reset: 0. ExtRegNo provides bits[11:8] and RegNo provides bits[7:2] of the byte address of the configuration register.
23:16	<b>BusNo: bus number.</b> Read-write. Reset: 0. Specifies the bus number of the configuration cycle.
15:11	<b>Device: device number.</b> Read-write. Reset: 0. Specifies the device number of the configuration cycle.
10:8	<b>Function.</b> Read-write. Reset: 0. Specifies the function number of the configuration cycle.
7:2	<b>RegNo: register address.</b> Read-write. Reset: 0. See IO:: <iocfgaddr[extregno].< td=""> </iocfgaddr[extregno].<>
1:0	Reserved.

**IOx0CFC [IO-Space Configuration Data Port] (IoCfgData)**

Read-write. Reset: 0000\_0000h.

IO::

Bits	Description
31:0	<b>Data.</b> Read-write. Reset: 0. See IO:: <iocfgaddr.< td=""> </iocfgaddr.<>

**2.1.8 Register Sharing**




Figure 17: Register Sharing Domains

**MSR0000\_0010 [Time Stamp Counter] (TSC)**

Read-write, Volatile. Reset: 0000\_0000\_0000\_0000h.

Core::

Bits	Description
63:0	<b>TSC: time stamp counter.</b> Read-write, Volatile. Reset: 0. The TSC increments at the P0 frequency. The TSC counts at the same rate in all P-states, all C states, S0, or S1. A read of this MSR in guest mode is affected by Core:: <x86::msr::tscratemsr. (tsc="" based<="" frequency="" is="" p0="" td="" the="" tsc="" tscratio)="" value=""> </x86::msr::tscratemsr.>

*Figure 18: Instance Parameters*

Instances of core registers are designated as `lthree[n:0]_core[n:0]_thread[1:0]`. Core registers may be shared at various levels of hierarchy as one register instance per die, per L3 complex, per core or per thread. The absence of the instance parameter `_thread[1:0]` signifies that there is not a specific instance of said register per thread and thus the register is shared between thread 1 and thread 0. Similarly, the absence of the instance parameter `_core[n:0]` signifies that there is not a specific instance of said register per core and thus the register is shared by all cores in that L3 complex, and so on. Software must coordinate writing to shared registers with other threads in the same sharing hierarchy level.

**2.1.9 Timers**

Each core includes the following timers. These timers do not vary in frequency regardless of the current P-state or C-state.

- `Core::X86::Msr::TSC`; the TSC increments at the rate specified by the P0 Pstate. See `Core::X86::Msr::PStateDef`.
- The APIC timer (`Core::X86::Apic::TimerInitialCount` and `Core::X86::Apic::TimerCurrentCount`), which increments at the rate of `2xCLKIN`; the APIC timer may increment in units of between 1 and 8.

**2.1.10 Interrupts****2.1.10.1 System Management Mode (SMM)**

System management mode (SMM) is typically used for system control activities such as power management. These activities are typically transparent to the operating system.

**2.1.10.1.1 SMM Overview**

SMM is entered by a core on the next instruction boundary after a system management interrupt (SMI) is received and recognized. A core may be programmed to broadcast a special cycle to the system, indicating that it is entering SMM mode. The core then saves its state into the SMM memory state save area and jumps to the SMI service routine (or SMI handler). The pointer to the SMI handler is specified by MSR. The code and data for the SMI handler are stored in the SMM memory area, which may be isolated from the main memory accesses.

The core returns from SMM by executing the RSM instruction from the SMI handler. The core restores its state from the SMM state save area and resumes execution of the instruction following the point where it entered SMM. The core may be programmed to broadcast a special bus cycle to the system, indicating that it is exiting SMM mode.

**2.1.10.1.2 Mode and Default Register Values**

The software environment after entering SMM has the following characteristics:

- Addressing and operation is in Real mode.
  - A far jump, call or return in the SMI handler can only address the lower 1M of memory, unless the SMI handler first switches to protected mode.
  - If (`Core::X86::Msr::SMM_BASE[SmmBase]>=0010_0000h`) then:
    - The value of the CS selector is undefined upon SMM entry.
    - The undefined CS selector value should not be used as the target of a far jump, call, or return.

- 4-Gbyte segment limits.
- Default 16-bit operand, address, and stack sizes (instruction prefixes can override these defaults).
- Control transfers that do not override the default operand size truncate the EIP to 16 bits.
- Far jumps or calls cannot transfer control to a segment with a base address requiring more than 20 bits, as in Real mode segment-base addressing, unless a change is made into protected mode.
- Interrupt vectors use the Real mode interrupt vector table.
- The IF flag in EFLAGS is cleared (INTR is not recognized).
- The TF flag in EFLAGS is cleared.
- The NMI and INIT interrupts are masked.
- Debug register DR7 is cleared (debug traps are disabled).

The SMM base address is specified by Core::X86::Msr::SMM\_BASE[SmmBase]. Important offsets to the base address pointer are:

- Core::X86::Msr::SMM\_BASE[SmmBase] + 8000h: SMI handler entry point.
- Core::X86::Msr::SMM\_BASE[SmmBase] + FE00h - FFFFh: SMM state save area.

### 2.1.10.1.3 SMI Sources And Delivery

The processor accepts SMIs as link-defined interrupt messages only. The core/node destination of these SMIs is a function of the destination field of these messages. However, the expectation is that all such SMI messages are specified to be delivered globally (to all cores of all nodes).

There are also several local events that can trigger SMIs. However, these local events do not generate SMIs directly. Each of them triggers a programmable IO cycle that is expected to target the SMI command port in the IO hub and trigger a global SMI interrupt message back to the coherent fabric.

Local sources of SMI events that generate the IO cycle specified in Core::X86::Msr::SmiTrigIoCycle are:

- In the core, as specified by:
  - Core::X86::Msr::McExcepRedir.
  - Core::X86::Msr::SMI\_ON\_IO\_TRAP.
- All local APIC LVT registers programmed to generate SMIs.

The status for these is stored in Core::X86::Smm::LocalSmiStatus.

### 2.1.10.1.4 SMM Initial State

After storing the save state, execution starts at Core::X86::Msr::SMM\_BASE[SmmBase] + 08000h. The SMM initial state is specified in the following table.

Table 15: SMM Initial State

Register	SMM Initial State
CS	SmmBase[19:4]
DS	0000h
ES	0000h
FS	0000h
GS	0000h
SS	0000h
General-Purpose Registers	Unmodified
EFLAGS	0000_0002h
RIP	0000000000008000h
CR0	Bits 0, 2, 3, and 31 cleared (PE, EM, TS, and PG); remainder is unmodified

CR4	0000000000000000h
GDTR	Unmodified
LDTR	Unmodified
IDTR	Unmodified
TR	Unmodified
DR6	Unmodified
DR7	000000000000400h
EFER	All bits are cleared except bit 12 (SVME) which is unmodified.

### 2.1.10.1.5 SMM Save State

In the following table, the offset field provides the offset from the SMM base address specified by Core::X86::Msr::SMM\_BASE[SmmBase].

Table 16: SMM Save State

Offset	Size	Contents	Access	
FE00h	Word	ES Selector	Read-only	
FE02h	6 Bytes			Reserved
FE08h	Quadword			Descriptor in memory format
FE10h	Word	CS Selector	Read-only	
FE12h	6 Bytes			Reserved
FE18h	Quadword			Descriptor in memory format
FE20h	Word	SS Selector	Read-only	
FE22h	6 Bytes			Reserved
FE28h	Quadword			Descriptor in memory format
FE30h	Word	DS Selector	Read-only	
FE32h	6 Bytes			Reserved
FE38h	Quadword			Descriptor in memory form
FE40h	Word	FS Selector	Read-only	
FE42h	2 Bytes			Reserved
FE44h	Doubleword			FS Base {16'b[47], 47:32}(note 1)
FE48h	Quadword			Descriptor in memory format
FE50h	Word	GS Selector	Read-only	
FE52h	2 Bytes			Reserved
FE54h	Doubleword			GS Base {16'b[47], 47:32}(note 1)
FE58h	Quadword			Descriptor in memory format
FE60h	4 Bytes	GDTR Reserved	Read-only	
FE64h	Word			Limit
FE66h	2 Bytes			Reserved
FE68h	Quadword			Descriptor in memory format
FE70h	Word	LDTR Selector	Read-only	
FE72h	Word			Attributes
FE74h	Doubleword			Limit
FE78h	Quadword			Base

FE80h	4 Bytes	IDTR	Reserved	Read-only
FE84h	Word		Limit	
FE86h	2 Bytes		Reserved	
FE88h	Quadword		Base	
FE90h	Word	TR	Selector	Read-only
FE92h	Word		Attributes	
FE94h	Doubleword		Limit	
FE98h	Quadword		Base	
FEA0h	Quadword	IO_RESTART_RIP		
FEA8h	Quadword	IO_RESTART_RCX		
FEB0h	Quadword	IO_RESTART_RSI		
FEB8h	Quadword	IO_RESTART_RDI		
FEC0h	Doubleword	Core::X86::Smm::TrapOffset [SMM IO Trap Offset]		Read-only
FEC4	Doubleword	Core::X86::Smm::LocalSmiStatus		Read-only
FEC8h	Byte	Core::X86::Smm::IoRestart		Read-write
FEC9h	Byte	Core::X86::Smm::AutoHalt		Read-write
FECAh	Byte	Core::X86::Smm::NmiMask		Read-write
FECBh	5 Bytes	Reserved		
FED0h	Quadword	EFER		Read-only
FED8h	Quadword	Core::X86::Smm::SvmState		Read-only
FEE0h	Quadword	Guest VMCB physical address		Read-only
FEE8h	Quadword	SVM Virtual Interrupt Control		Read-only
FEF0h	16 Bytes	Reserved		
FEFCh	Doubleword	Core::X86::Smm::SmmRevID		Read-only
FF00h	Doubleword	Core::X86::Smm::SmmBase		Read-write
FF04h	28 Bytes	Reserved		
FF20h	Quadword	Guest PAT		Read-only
FF28h	Quadword	Host EFER (note 2)		
FF30h	Quadword	Host CR4 (note 2)		
FF38h	Quadword	Nested CR3 (note 2)		
FF40h	Quadword	Host CR0 (note 2)		
FF48h	Quadword	CR4		
FF50h	Quadword	CR3		
FF58h	Quadword	CR0		
FF60h	Quadword	DR7		
FF68h	Quadword	DR6		
FF70h	Quadword	RFLAGS		
FF78h	Quadword	RIP		
FF80h	Quadword	R15		
FF88h	Quadword	R14		
FF90h	Quadword	R13		
FF98h	Quadword	R12		
FFA0h	Quadword	R11		
FFA8h	Quadword	R10		

FFB0h	Quadword	R9	Read-write
FFB8h	Quadword	R8	
FFC0h	Quadword	RDI	
FFC8h	Quadword	RSI	
FFD0h	Quadword	RBP	
FFD8h	Quadword	RSP	
FFE0h	Quadword	RBX	
FFE8h	Quadword	RDX	
FFF0h	Quadword	RCX	
FFF8h	Quadword	RAX	

## Notes:

1. This notation specifies that bit[47] is replicated in each of the 16 MSBs of the DW (sometimes called sign extended). The 16 LSBs contain bits[47:32].
2. Only used for an SMI in guest mode with nested paging enabled.

The SMI save state includes most of the integer execution unit. Not included in the save state are: the floating point state, MSRs, and CR2. In order to be used by the SMI handler, these must be saved and restored. The save state is the same, regardless of the operating mode (32-bit or 64-bit).

### 2.1.10.1.6 System Management State

The following are offsets in the SMM save state area.

#### SMMxFEC0 [SMM IO Trap Offset] (TrapOffset)

Read-only, Volatile. Reset: 0000\_0000h.

If the assertion of SMI is recognized on the boundary of an IO instruction, Core::X86::Smm::TrapOffset contains information about that IO instruction. For example, if an IO access targets an unavailable device, the system can assert SMI and trap the IO instruction. Core::X86::Smm::TrapOffset then provides the SMI handler with information about the IO instruction that caused the trap. After the SMI handler takes the appropriate action, it can reconstruct and then re-execute the IO instruction from SMM. Or, more likely, it can use Core::X86::Smm::IoRestart to cause the core to re-execute the IO instruction immediately after resuming from SMM.

Bits	Description
31:16	<b>Port: trapped IO port address.</b> Read-only, Volatile. Reset: 0. This provides the address of the IO instruction.
15:12	<b>BPR: IO breakpoint match.</b> Read-only, Volatile. Reset: 0.
11	<b>TF: EFLAGS TF value.</b> Read-only, Volatile. Reset: 0.
10:7	Reserved.
6	<b>SZ32: size 32 bits.</b> Read-only, Volatile. Reset: 0. 1=Port access was 32 bits.
5	<b>SZ16: size 16 bits.</b> Read-only, Volatile. Reset: 0. 1=Port access was 16 bits.
4	<b>SZ8: size 8 bits.</b> Read-only, Volatile. Reset: 0. 1=Port access was 8 bits.
3	<b>REP: repeated port access.</b> Read-only, Volatile. Reset: 0.
2	<b>STR: string-based port access.</b> Read-only, Volatile. Reset: 0.
1	<b>V: IO trap word valid.</b> Read-only, Volatile. Reset: 0. 0=The other fields of this offset are not valid. 1=The core entered SMM on an IO instruction boundary; all information in this offset is valid.
0	<b>RW: port access type.</b> Read-only, Volatile. Reset: 0. 0=IO write (OUT instruction). 1=IO read (IN instruction).

#### SMMxFEC4 [Local SMI Status] (LocalSmiStatus)

Read-only, Volatile. Reset: 0000\_0000h.



This offset stores status bits associated with SMI sources local to the core. For each of these bits, 1=The associated mechanism generated an SMI.	
Bits	Description
31:9	Reserved.
8	<b>McExcepRedirSts: machine check exception redirection status.</b> Read-only, Volatile. Reset: 0. This bit is associated with the SMI source specified in Core::X86::Msr::McExcepRedir[RedirSmiEn].
7:4	Reserved.
3:0	<b>IoTrapSts: IO trap status.</b> Read-only, Volatile. Reset: 0. Each of these bits is associated with each of the respective SMI sources specified in Core::X86::Msr::SMI_ON_IO_TRAP.

#### SMMxFEC8 [IO Restart Byte] (IoRestart)

Read-write. Reset: 00h.	
If the core entered SMM on an IO instruction boundary, the SMI handler may write this to FFh. This causes the core to re-execute the trapped IO instruction immediately after resuming from SMM. The SMI handler should only write to this byte if Core::X86::Smm::TrapOffset[V] == 1; otherwise, the behavior is undefined.	
If a second SMI is asserted while a valid IO instruction is trapped by the first SMI handler, the core services the second SMI prior to re-executing the trapped IO instruction. Core::X86::Smm::TrapOffset[V] == 0 during the second entry into SMM, and the second SMI handler must not rewrite this byte.	
If there is a simultaneous SMI IO instruction trap and debug breakpoint trap, the processor first responds to the SMI and postpones recognizing the debug exception until after resuming from SMM. If debug registers other than DR6 and DR7 are used while in SMM, they must be saved and restored by the SMI handler. If Core::X86::Smm::IoRestart is set to FFh when the RSM instruction is executed, the debug trap does not occur until after the IO instruction is re-executed.	
Bits	Description
7:0	<b>RST: SMM IO Restart Byte.</b> Read-write. Reset: 0.

#### SMMxFEC9 [Auto Halt Restart Offset] (AutoHalt)

Read-write. Reset: 00h.	
Bits	Description
7:1	Reserved.
0	<b>HLT: halt restart.</b> Read-write. Reset: 0. 0=Entered SMM on a normal x86 instruction boundary. 1=Entered SMM from the Halt state. Upon SMM entry, this bit indicates whether SMM was entered from the Halt state. Before returning from SMM, this bit can be written by the SMI handler to specify whether the return from SMM should take the processor back to the Halt state or to the instruction-execution state specified by the SMM state save area (normally, the instruction after the halt). Clearing this bit the returns to the instruction specified in the SMM save state. Setting this bit returns to the halt state. If the return from SMM takes the processor back to the Halt state, the HLT instruction is not refetched and re-executed. However, the Halt special bus cycle is broadcast and the processor enters the Halt state.

#### SMMxFECA [NMI Mask] (NmiMask)

Read-write. Reset: 00h.	
Bits	Description
7:1	Reserved.
0	<b>NmiMask: NMI Mask.</b> Read-write. Reset: 0. 0=NMI not masked. 1=NMI masked. Specifies whether NMI was masked upon entry to SMM.

#### SMMxFED8 [SMM SVM State] (SvmState)

Read-only, Volatile. Reset: 0000_0000_0000_0000h.	
This offset stores the SVM state of the processor upon entry into SMM.	

Bits	Description														
63:5	Reserved.														
4	<b>SmmFromSev</b> . Read-only, Volatile. Reset: 0. 1= SMM was entered while executing on a guest with SEV enabled.														
3	<b>HostEflagsIF: host EFLAGS IF</b> . Read-only, Volatile. Reset: 0.														
2:0	<b>SvmState</b> . Read-only, Volatile. Reset: 0.														
	<b>Valid Values:</b>														
	<table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>000b</td> <td>SMM entered from a non-guest state.</td> </tr> <tr> <td>001b</td> <td>Reserved.</td> </tr> <tr> <td>010b</td> <td>SMM entered from a guest state.</td> </tr> <tr> <td>101b-011b</td> <td>Reserved.</td> </tr> <tr> <td>110b</td> <td>SMM entered from a guest state with nested paging enabled.</td> </tr> <tr> <td>111b</td> <td>Reserved.</td> </tr> </tbody> </table>	Value	Description	000b	SMM entered from a non-guest state.	001b	Reserved.	010b	SMM entered from a guest state.	101b-011b	Reserved.	110b	SMM entered from a guest state with nested paging enabled.	111b	Reserved.
Value	Description														
000b	SMM entered from a non-guest state.														
001b	Reserved.														
010b	SMM entered from a guest state.														
101b-011b	Reserved.														
110b	SMM entered from a guest state with nested paging enabled.														
111b	Reserved.														

#### SMMxFEFC [SMM Revision Identifier] (SmmRevID)

Read-only. Reset: 0003_0064h.	
This offset stores the SVM state of the processor upon entry into SMM.	
Bits	Description
31:18	Reserved.
17	<b>BRL</b> . Read-only. Reset: 1. 1=Base relocation supported.
16	<b>IOTrap</b> . Read-only. Reset: 1. 1=IO trap supported.
15:0	<b>Revision</b> . Read-only. Reset: 0064h.

#### SMMxFE00 [SMM Base Address] (SmmBase)

Read-write, Volatile. Reset: 0000_0000_0000_0000h.	
This offset stores the base of the SMM-State of the processor upon entry into SMM.	
Bits	Description
63:32	Reserved.
31:0	<b>SmmBase</b> . Read-write, Volatile. Reset: 0. See Core::X86::Msrb::SMM_BASE[SmmBase].

#### 2.1.10.1.7 Exceptions and Interrupts in SMM

When SMM is entered, the core masks INTR, NMI, SMI, and INIT interrupts. The core clears the IF flag to disable INTR interrupts. To enable INTR interrupts within SMM, the SMM handler must set the IF flag to 1.

Generating an INTR interrupt can be used for unmasking NMI interrupts in SMM. The core recognizes the assertion of NMI within SMM immediately after the completion of an IRET instruction. Once NMI is recognized within SMM, NMI recognition remains enabled until SMM is exited, at which point NMI masking is restored to the state it was in before entering SMM.

While in SMM, the core responds to STPCLK interrupts, as well as to all exceptions that may be caused by the SMI handler.

#### 2.1.10.1.8 The Protected ASeg and TSeg Areas

These ranges are controlled by Core::X86::Msrb::SMMAddr and Core::X86::Msrb::SMMMask; see those registers for details.

### 2.1.10.1.9 SMM Special Cycles

Special cycles can be initiated on entry and exit from SMM to acknowledge to the system that these transitions are occurring. These are controlled by Core::X86::Msr::HWCR[RsmSpCycDis,SmiSpCycDis].

#### 2.1.10.1.10 Locking SMM

The SMM registers (Core::X86::Msr::SMMAddr and Core::X86::Msr::SMMMask) can be locked from being altered by setting Core::X86::Msr::HWCR[SmmLock]. SBIOS must lock the SMM registers after initialization to prevent unexpected changes to these registers.

### 2.1.10.2 Local APIC

#### 2.1.10.2.1 Local APIC Functional Description

The local APIC contains logic to receive interrupts from a variety of sources and to send interrupts to other local APICs, as well as registers to control its behavior and report status. Interrupts can be received from:

- IO devices including the IO hub (IO APICs)
- Other local APICs (inter-processor interrupts)
- APIC timer
- Thermal events
- Performance counters
- Legacy local interrupts from the IO hub (INTR and NMI)
- APIC internal errors

The APIC timer, thermal events, performance counters, local interrupts, and internal errors are all considered local interrupt sources, and their routing is controlled by local vector table entries. These entries assign a message type and vector to each interrupt, allow them to be masked, and track the status of the interrupt.

IO and inter-processor interrupts have their message type and vector assigned at the source and are unaltered by the local APIC. They carry a destination field and a mode bit that together determine which local APIC(s) accepts them. The destination mode (DM) bit specifies if the interrupt request packet should be handled in physical or logical destination mode.

##### 2.1.10.2.1.1 Detecting and Enabling

APIC is detected and enabled via Core::X86::Cpuid::FeatureIdEdx[APIC].

The local APIC is enabled via Core::X86::Msr::APIC\_BAR[ApicEn]. Reset forces APIC disabled.

##### 2.1.10.2.1.2 APIC Register Space

MMIO APIC space:

- Memory mapped to a 4 KB range. The memory type of this space is the UC memory type. The base address of this range is specified by {Core::X86::Msr::APIC\_BAR[ApicBar[47:12]], 000h}.
- The mnemonic is defined to be APICXXX; XXX is the byte address offset from the base address.
- MMIO APIC registers memory in xAPIC mode is defined by the register starting with Core::X86::Apic::ApicId at offset (Core::X86::Msr::APIC\_BAR[ApicBar[47:12]] + 20h) ending with Core::X86::Apic::ExtendedInterruptLvtEntries at offsets Core::X86::Msr::APIC\_BAR[ApicBar[47:12]] + 533h.

- Treated as normal memory space when APIC is disabled, as specified by Core::X86::Msr::APIC\_BAR[ApicEn].

### 2.1.10.2.1.3 ApicId Enumeration Requirements

Operating systems are expected to use Core::X86::CpuId::SizeId[ApicIdCoreIdSize], the number of least significant bits in the Initial APIC ID that indicate core ID within a processor, in constructing per-core CPUID masks. Core::X86::CpuId::SizeId[ApicIdCoreIdSize] determines the maximum number of cores (MNC) that the processor could theoretically support, not the actual number of cores that are actually implemented or enabled on the processor, as indicated by Core::X86::CpuId::SizeId[NC].

Each Core::X86::Apic::ApicId[ApicId] register is preset as follows:

- ApicId[6] = Socket ID.
- ApicId[5:4] = Node ID.
- ApicId[3] = Logical CCX L3 complex ID
- ApicId[2:0] = (SMT) ? {LogicalCoreID[1:0], ThreadId} : {1'b0, LogicalCoreID[1:0]}.

### 2.1.10.2.1.4 Physical Destination Mode

The interrupt is only accepted by the local APIC whose Core::X86::Apic::ApicId[ApicId] matches the destination field of the interrupt. Physical mode allows up to 255 APICs to be addressed individually.

### 2.1.10.2.1.5 Logical Destination Mode

A local APIC accepts interrupts selected by Core::X86::Apic::LocalDestination and the destination field of the interrupt using either cluster or flat format as configured by Core::X86::Apic::DestinationFormat[Format].

If flat destinations are in use, bits[7:0] of Core::X86::Apic::LocalDestination[Destination] are checked against bits[7:0] of the arriving interrupt's destination field. If any bit position is set in both fields, the local APIC is a valid destination. Flat format allows up to 8 APICs to be addressed individually.

If cluster destinations are in use, bits[7:4] of Core::X86::Apic::LocalDestination[Destination] are checked against bits[7:4] of the arriving interrupt's destination field to identify the cluster. If all of bits[7:4] match, then bits[3:0] of Core::X86::Apic::LocalDestination[Destination] and the interrupt destination are checked for any bit positions that are set in both fields to identify processors within the cluster. If both conditions are met, the local APIC is a valid destination. Cluster format allows 15 clusters of 4 APICs each to be addressed.

### 2.1.10.2.1.6 Interrupt Delivery

SMI, NMI, INIT, Startup, and External interrupts are classified as non-vectorized interrupts.

When an APIC accepts a non-vectorized interrupt, it is handled directly by the processor instead of being queued in the APIC. When an APIC accepts a fixed or lowest-priority interrupt, it sets the bit in Core::X86::Apic::InterruptRequest corresponding to the vector in the interrupt. For local interrupt sources, this comes from the vector field in that interrupt's local vector table entry. The corresponding bit in Core::X86::Apic::TriggerMode is set if the interrupt is level-triggered and cleared if edge-triggered. If a subsequent interrupt with the same vector arrives when the corresponding bit in Core::X86::Apic::InterruptRequest[RequestBits] is already set, the two interrupts are collapsed into one. Vectors 15-0 are reserved.

### 2.1.10.2.1.7 Vectored Interrupt Handling

Core::X86::Apic::TaskPriority and Core::X86::Apic::ProcessorPriority each contain an 8-bit priority divided into a main priority (bits[7:4]) and a priority sub-class (bits[3:0]). The task priority is assigned by software to set a threshold priority at which the processor is interrupted.

The processor priority is calculated by comparing the main priority (bits[7:4]) of Core::X86::Apic::TaskPriority[Priority] to bits[7:4] of the 8-bit encoded value of the highest bit set in Core::X86::Apic::InService. The processor priority is the higher of the two main priorities.

The processor priority is used to determine if any accepted interrupts (indicated by Core::X86::Apic::InterruptRequest[RequestBits]) are high enough priority to be serviced by the processor. When the processor is ready to service an interrupt, the highest bit in Core::X86::Apic::InterruptRequest[RequestBits] is cleared, and the corresponding bit is set in Core::X86::Apic::InService[InServiceBits].

When the processor has completed service for an interrupt, it performs a write to Core::X86::Apic::EndOfInterrupt, clearing the highest bit in Core::X86::Apic::InService[InServiceBits] and causing the next-highest interrupt to be serviced. If the corresponding bit in Core::X86::Apic::TriggerMode[TriggerModeBits] is set, a write to Core::X86::Apic::EndOfInterrupt is performed on all APICs to complete service of the interrupt at the source.

#### 2.1.10.2.1.8 Interrupt Masking

Interrupt masking is controlled by the Core::X86::Apic::ExtendedApicControl. If Core::X86::Apic::ExtendedApicControl[IerEn] is set, Core::X86::Apic::InterruptEnable are used to mask interrupts. Any bit in Core::X86::Apic::InterruptEnable[InterruptEnableBits] that is clear indicates the corresponding interrupt is masked. A masked interrupt is not serviced and the corresponding bit in Core::X86::Apic::InterruptRequest[RequestBits] remains set.

#### 2.1.10.2.1.9 Spurious Interrupts

In the event that the task priority is set to or above the level of the interrupt to be serviced, the local APIC delivers a spurious interrupt vector to the processor, as specified by Core::X86::Apic::SpuriousInterruptVector. Core::X86::Apic::InService is not changed and no write to Core::X86::Apic::EndOfInterrupt occurs.

#### 2.1.10.2.1.10 Spurious Interrupts Caused by Timer Tick Interrupt

A typical interrupt is asserted until it is serviced. An interrupt is deasserted when software clears the interrupt status bit within the interrupt service routine. Timer tick interrupt is an exception, since it is deasserted regardless of whether it is serviced or not.

The processor is not always able to service interrupts immediately (i.e., when interrupts are masked by clearing EFLAGS.IM).

If the processor is not able to service the timer tick interrupt for an extended period of time, the INTR caused by the first timer tick interrupt asserted during that time is delivered to the local APIC in ExtInt mode and latched, and the subsequent timer tick interrupts are lost. The following cases are possible when the processor is ready to service interrupts:

- An ExtInt interrupt is pending, and INTR is asserted. This results in timer tick interrupt servicing. This occurs 50 percent of the time.
- An ExtInt interrupt is pending, and INTR is deasserted. The processor sends the interrupt acknowledge cycle, but when the PIC receives it, INTR is deasserted, and the PIC sends a spurious interrupt vector. This occurs 50 percent of the time.

There is a 50 percent probability of spurious interrupts to the processor.

### 2.1.10.2.1.11 Lowest-Priority Interrupt Arbitration

Fixed and non-vectorized interrupts are accepted by their destination APICs without arbitration.

Delivery of lowest-priority interrupts requires all APICs to arbitrate to determine which one accepts the interrupt. If `Core::X86::Apic::SpuriousInterruptVector[FocusDisable]` is clear, then the focus processor for an interrupt always accepts the interrupt. A processor is the focus of an interrupt if it is already servicing that interrupt (corresponding bit in `Core::X86::Apic::InService[InServiceBits]` is set) or if it already has a pending request for that interrupt (corresponding bit in `Core::X86::Apic::InterruptRequest[RequestBits]` is set). If `Core::X86::Apic::ExtendedApicControl[IerEn]` is set the interrupt must also be enabled in `Core::X86::Apic::InterruptEnable[InterruptEnableBits]` for a processor to be the focus processor. If there is no focus processor for an interrupt, or focus processor checking is disabled, then each APIC calculates an arbitration priority value, stored in `Core::X86::Apic::ArbitrationPriority`, and the one with the lowest result accepts the interrupt.

The arbitration priority value is calculated by comparing `Core::X86::Apic::TaskPriority[Priority]` with the 8-bit encoded value of the highest bit set in `Core::X86::Apic::InterruptRequest[RequestBits]` (IRRVec) and the 8-bit encoded value of the highest bit set `Core::X86::Apic::InService[InServiceBits]` (ISRVec). If `Core::X86::Apic::ExtendedApicControl[IerEn]` is set the IRRVec and ISRVec are based off the highest enabled interrupt. The main priority bits[7:4] are compared as follows:

```
if ((TaskPriority[Priority[7:4]] >= InterruptRequest[IRRVec[7:4]])
&&(TaskPriority[Priority[7:4]] > InService[ISRVec[7:4])) {
ArbitrationPriority[Priority] = TaskPriority[Priority]
} elsif { (InterruptRequest[IRRVec[7:4]] > InService[ISRVec[7:4]])
ArbitrationPriority[Priority] = {InterruptRequest[IRRVec[7:4]], 0h}
} else {
ArbitrationPriority[Priority] = {InService[ISRVec[7:4]], 0h}
}
```

### 2.1.10.2.1.12 Inter-Processor Interrupts

The `Core::X86::Apic::InterruptCommandLow` and `Core::X86::Apic::InterruptCommandHigh` provide a mechanism for generating interrupts in order to redirect an interrupt to another processor, originate an interrupt to another processor, or allow a processor to interrupt itself. A write to register `Core::X86::Apic::InterruptCommandLow` causes an interrupt to be generated with the properties specified by the `Core::X86::Apic::InterruptCommandLow` and `Core::X86::Apic::InterruptCommandHigh` fields.

Message type (bits[10:8]) == 011b (Remote Read) is deprecated.

Not all combinations of ICR fields are valid. Only the following combinations are valid:

Note: x indicates a don't care.

Table 17: ICR Valid Combinations

Message Type	Trigger Mode	Level	Destination Shorthand
Fixed	Edge	x	x
	Level	Assert	x
Lowest Priority, SMI, NMI, INIT	Edge	x	Destination or all excluding self
	Level	Assert	Destination or all excluding self

Startup	x	x	Destination or all excluding self
---------	---	---	-----------------------------------

### 2.1.10.2.1.13 APIC Timer Operation

The local APIC contains a 32-bit timer, controlled by Core::X86::Apic::TimerLvtEntry, Core::X86::Apic::TimerInitialCount, and Core::X86::Apic::TimerDivideConfiguration. The processor bus clock is divided by the value in Core::X86::Apic::TimerDivideConfiguration[Div[3:0]] to obtain a time base for the timer. When Core::X86::Apic::TimerInitialCount[Count] is written, the value is copied into Core::X86::Apic::TimerCurrentCount. Core::X86::Apic::TimerCurrentCount[Count] is decremented at the rate of the divided clock. When the count reaches 0, a timer interrupt is generated with the vector specified in Core::X86::Apic::TimerLvtEntry[Vector]. If Core::X86::Apic::TimerLvtEntry[Mode] specifies periodic operation, Core::X86::Apic::TimerCurrentCount[Count] is reloaded with the Core::X86::Apic::TimerInitialCount[Count] value, and it continues to decrement at the rate of the divided clock. If Core::X86::Apic::TimerLvtEntry[Mask] is set, timer interrupts are not generated.

### 2.1.10.2.1.14 Generalized Local Vector Table

All LVTs (Core::X86::Apic::ThermalLvtEntry to Core::X86::Apic::LVTINT, and Core::X86::Apic::ExtendedInterruptLvtEntries) support a generalized message type as follows:

- 000b=Fixed
- 010b=SMI
- 100b=NMI
- 111b=ExtINT
- All other messages types are reserved.

### 2.1.10.2.1.15 State at Reset

At power-up or reset, the APIC is hardware disabled (Core::X86::Msr::APIC\_BAR[ApicEn] == 0) so only SMI, NMI, INIT, and ExtInt interrupts may be accepted.

The APIC can be software disabled through Core::X86::Apic::SpuriousInterruptVector[APICSWEn]. The software disable has no effect when the APIC is hardware disabled.

When a processor accepts an INIT interrupt, the APIC is reset as at power-up, with the exception that:

- Core::X86::Apic::ApicId is unaffected.
- Pending APIC register writes complete.

## 2.1.10.2.2 Local APIC Registers

### APICx020 [APIC ID] (ApicId)

Read-write. Reset: XX00_0000h.	
Core::X86::Apic::ApicId_three[1:0]_core[3:0]_thread[1:0]; APICx020; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}	
Bits	Description
31:24	<b>ApicId: APIC ID.</b> Read-write. Reset: XXh. The reset value varies based on core number. See 2.1.10.2.1.3 [ApicId Enumeration Requirements].
23:0	Reserved.

### APICx030 [APIC Version] (ApicVersion)

Read-only. Reset: 80XX_0010h.	
Core::X86::Apic::ApicVersion_three[1:0]_core[3:0]_thread[1:0]; APICx030; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}	

Bits	Description
31	<b>ExtApicSpace: extended APIC register space present.</b> Read-only. Reset: 1. 1=Indicates the presence of extended APIC register space starting at Core::X86::Apic::ExtendedApicFeature.
30:25	Reserved.
24	<b>DirectedEoiSupport: directed EOI support.</b> Read-only. Reset: Fixed,0. 0=Directed EOI capability not supported.
23:16	<b>MaxLvtEntry.</b> Read-only. Reset: XXh. Specifies the number of entries in the local vector table minus one.
15:8	Reserved.
7:0	<b>Version.</b> Read-only. Reset: 10h. Indicates the version number of this APIC implementation.

**APICx080 [Task Priority] (TaskPriority)**

Read-write. Reset: 0000\_0000h.

Core::X86::Apic::TaskPriority\_lthree[1:0]\_core[3:0]\_thread[1:0]; APICx080; APIC={Core::X86::Msr::APIC\_BAR[ApicBar[47:12]], 000h}

Bits	Description
31:8	Reserved.
7:0	<b>Priority.</b> Read-write. Reset: 0. This field is assigned by software to set a threshold priority at which the core is interrupted.

**APICx090 [Arbitration Priority] (ArbitrationPriority)**

Read-only, Volatile. Reset: 0000\_0000h.

Core::X86::Apic::ArbitrationPriority\_lthree[1:0]\_core[3:0]\_thread[1:0]; APICx090; APIC={Core::X86::Msr::APIC\_BAR[ApicBar[47:12]], 000h}

Bits	Description
31:8	Reserved.
7:0	<b>Priority.</b> Read-only, Volatile. Reset: 0. Indicates the current priority for a pending interrupt, or a task or interrupt being serviced by the core. The priority is used to arbitrate between cores to determine which accepts a lowest-priority interrupt request.

**APICx0A0 [Processor Priority] (ProcessorPriority)**

Read-only, Volatile. Reset: 0000\_0000h.

Core::X86::Apic::ProcessorPriority\_lthree[1:0]\_core[3:0]\_thread[1:0]; APICx0A0; APIC={Core::X86::Msr::APIC\_BAR[ApicBar[47:12]], 000h}

Bits	Description
31:8	Reserved.
7:0	<b>Priority.</b> Read-only, Volatile. Reset: 0. Indicates the core's current priority servicing a task or interrupt, and is used to determine if any pending interrupts should be serviced. It is the higher value of the task priority value and the current highest in-service interrupt.

**APICx0B0 [End of Interrupt] (EndOfInterrupt)**

Write-only.

This register is written by the software interrupt handler to indicate the servicing of the current interrupt is complete.

Core::X86::Apic::EndOfInterrupt\_lthree[1:0]\_core[3:0]\_thread[1:0]; APICx0B0; APIC={Core::X86::Msr::APIC\_BAR[ApicBar[47:12]], 000h}

Bits	Description
31:0	Reserved. Write-only.

**APICx0C0 [Reserved] (RemoteRead)**

Read-only. Reset: 0000\_0000h.

Remote Read is deprecated.

Core::X86::Apic::RemoteRead\_lthree[1:0]\_core[3:0]\_thread[1:0]; APICx0C0; APIC={Core::X86::Msr::APIC\_BAR[ApicBar[47:12]], 000h}

Bits	Description
31:0	Reserved. Read-only. Reset: 0.



**APICx0D0 [Logical Destination] (LocalDestination)**

Read-write. Reset: 0000_0000h.	
Core::X86::Apic::LocalDestination_lthree[1:0]_core[3:0]_thread[1:0]; APICx0D0; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}	
Bits	Description
31:24	<b>Destination.</b> Read-write. Reset: 0. This APIC's destination identification. Used to determine which interrupts should be accepted.
23:0	Reserved.

**APICx0E0 [Destination Format] (DestinationFormat)**

Read-write. Reset: 0000_0000h.									
Only supported in xAPIC mode.									
Core::X86::Apic::DestinationFormat_lthree[1:0]_core[3:0]_thread[1:0]; APICx0E0; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}									
Bits	Description								
31:28	<b>Format.</b> Read-write. Reset: 0h. Controls which format to use when accepting interrupts with a logical destination mode. <b>ValidValues:</b>								
	<table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Cluster destinations are used.</td> </tr> <tr> <td>Eh-1h</td> <td>Reserved.</td> </tr> <tr> <td>Fh</td> <td>Flat destinations are used.</td> </tr> </tbody> </table>	Value	Description	0h	Cluster destinations are used.	Eh-1h	Reserved.	Fh	Flat destinations are used.
Value	Description								
0h	Cluster destinations are used.								
Eh-1h	Reserved.								
Fh	Flat destinations are used.								
27:0	Reserved.								

**APICx0F0 [Spurious-Interrupt Vector] (SpuriousInterruptVector)**

Reset: 0000_00FFh.	
Core::X86::Apic::SpuriousInterruptVector_lthree[1:0]_core[3:0]_thread[1:0]; APICx0F0; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}	
Bits	Description
31:13	Reserved.
12	<b>EoiBroadcastDisable: EOI broadcast disable.</b> Read-only. Reset: 0.
11:10	Reserved.
9	<b>FocusDisable.</b> Read-write. Reset: 0. 1=Disable focus core checking during lowest-priority arbitrated interrupts.
8	<b>APICSWEn: APIC software enable.</b> Read-write. Reset: 0. 0=SMI, NMI, INIT, LINT[1:0], and Startup interrupts may be accepted; pending interrupts in Core::X86::Apic::InService and Core::X86::Apic::InterruptRequest are held, but further fixed, lowest-priority, and ExtInt interrupts are not accepted. All LVT entry mask bits are set and cannot be cleared.
7:0	<b>Vector.</b> Read-write. Reset: FFh. The vector that is sent to the core in the event of a spurious interrupt.

**APICx100 [In-Service] (InService)**

Read-only, Volatile. Reset: 0000_0000h.	
The in-service registers provide a bit per interrupt to indicate that the corresponding interrupt is being serviced by the core. The first 16 InServiceBits of the first Core::X86::Apic::InService register are reserved.	
Core::X86::Apic::InService_lthree[1:0]_core[3:0]_thread[1:0]_n0; APICx100; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}	
Core::X86::Apic::InService_lthree[1:0]_core[3:0]_thread[1:0]_n1; APICx110	
Core::X86::Apic::InService_lthree[1:0]_core[3:0]_thread[1:0]_n2; APICx120	
Core::X86::Apic::InService_lthree[1:0]_core[3:0]_thread[1:0]_n3; APICx130	
Core::X86::Apic::InService_lthree[1:0]_core[3:0]_thread[1:0]_n4; APICx140	
Core::X86::Apic::InService_lthree[1:0]_core[3:0]_thread[1:0]_n5; APICx150	
Core::X86::Apic::InService_lthree[1:0]_core[3:0]_thread[1:0]_n6; APICx160	
Core::X86::Apic::InService_lthree[1:0]_core[3:0]_thread[1:0]_n7; APICx170	
Bits	Description
31:0	<b>InServiceBits.</b> Read-only, Volatile. Reset: 0. These bits are set when the corresponding interrupt is being serviced by the core.

**APICx180 [Trigger Mode] (TriggerMode)**

Read-only, Volatile. Reset: 0000_0000h.	
The trigger mode registers provide a bit per interrupt to indicate the assertion mode of each interrupt. The first 16 TriggerModeBits of the each thread's APIC[1F0:180] registers are reserved.	
Core::X86::Apic::TriggerMode_lthree[1:0]_core[3:0]_thread[1:0]_n0; APICx180; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}	
Core::X86::Apic::TriggerMode_lthree[1:0]_core[3:0]_thread[1:0]_n1; APICx190	
Core::X86::Apic::TriggerMode_lthree[1:0]_core[3:0]_thread[1:0]_n2; APICx1A0	
Core::X86::Apic::TriggerMode_lthree[1:0]_core[3:0]_thread[1:0]_n3; APICx1B0	
Core::X86::Apic::TriggerMode_lthree[1:0]_core[3:0]_thread[1:0]_n4; APICx1C0	
Core::X86::Apic::TriggerMode_lthree[1:0]_core[3:0]_thread[1:0]_n5; APICx1D0	
Core::X86::Apic::TriggerMode_lthree[1:0]_core[3:0]_thread[1:0]_n6; APICx1E0	
Core::X86::Apic::TriggerMode_lthree[1:0]_core[3:0]_thread[1:0]_n7; APICx1F0	
Bits	Description
31:0	<b>TriggerModeBits.</b> Read-only, Volatile. Reset: 0. The corresponding trigger mode bit is updated when an interrupt is accepted. 1=Level-triggered interrupt. 0=Edge-triggered interrupt.

**APICx200 [Interrupt Request] (InterruptRequest)**

Read-only. Reset: 0000_0000h.	
The interrupt request registers provide a bit per interrupt to indicate that the corresponding interrupt has been accepted by the APIC. The first 16 RequestBits of the first Core::X86::Apic::InterruptRequest register are reserved.	
Core::X86::Apic::InterruptRequest_lthree[1:0]_core[3:0]_thread[1:0]_n0; APICx200; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}	
Core::X86::Apic::InterruptRequest_lthree[1:0]_core[3:0]_thread[1:0]_n1; APICx210	
Core::X86::Apic::InterruptRequest_lthree[1:0]_core[3:0]_thread[1:0]_n2; APICx220	
Core::X86::Apic::InterruptRequest_lthree[1:0]_core[3:0]_thread[1:0]_n3; APICx230	
Core::X86::Apic::InterruptRequest_lthree[1:0]_core[3:0]_thread[1:0]_n4; APICx240	
Core::X86::Apic::InterruptRequest_lthree[1:0]_core[3:0]_thread[1:0]_n5; APICx250	
Core::X86::Apic::InterruptRequest_lthree[1:0]_core[3:0]_thread[1:0]_n6; APICx260	
Core::X86::Apic::InterruptRequest_lthree[1:0]_core[3:0]_thread[1:0]_n7; APICx270	
Bits	Description
31:0	<b>RequestBits.</b> Read-only. Reset: 0. The corresponding request bit is set when the an interrupt is accepted by the APIC.

**APICx280 [Error Status] (ErrorStatus)**

Writes to this register trigger an update of the register state. The value written by software is arbitrary. Each write causes the internal error state to be loaded into this register, clearing the internal error state. Consequently, a second write prior to the occurrence of another error causes the register to be overwritten with cleared data.	
Core::X86::Apic::ErrorStatus_lthree[1:0]_core[3:0]_thread[1:0]; APICx280; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}	
Bits	Description
31:8	Reserved.
7	<b>IllegalRegAddr: illegal register address.</b> Read-write. Reset: 0. This bit indicates that an access to a nonexistent register location within this APIC was attempted. Can only be set in xAPIC mode.
6	<b>RcvdIllegalVector: received illegal vector.</b> Read-write. Reset: 0. This bit indicates that this APIC has received a message with an illegal vector (00h to 0Fh for fixed and lowest priority interrupts).
5	<b>SentIllegalVector.</b> Read-write. Reset: 0. This bit indicates that this APIC attempted to send a message with an illegal vector (00h to 0Fh for fixed and lowest priority interrupts).
4	Reserved.
3	<b>RcvAcceptError: receive accept error.</b> Read-write. Reset: 0. This bit indicates that a message received by this APIC was not accepted by this or any other APIC.
2	<b>SendAcceptError.</b> Read-write. Reset: 0. This bit indicates that a message sent by this APIC was not accepted by any APIC.
1:0	Reserved.

**APICx300 [Interrupt Command Low] (InterruptCommandLow)**

Reset: 0000_0000h.
--------------------

Core::X86::Apic::InterruptCommandLow_lthree[1:0]_core[3:0]_thread[1:0]; APICx300; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}																			
Bits	Description																		
31:20	Reserved.																		
19:18	<b>DestShrthnd: destination shorthand.</b> Read-write. Reset: 0. <b>Description:</b> Provides a quick way to specify a destination for a message. If all including self or all excluding self is used, then destination mode is ignored and physical is automatically used. <b>ValidValues:</b>																		
	<table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>No shorthand (Destination field).</td> </tr> <tr> <td>01b</td> <td>Self.</td> </tr> <tr> <td>10b</td> <td>All including self.</td> </tr> <tr> <td>11b</td> <td>All excluding self. (This sends a message with a destination encoding of all 1s, so if lowest priority is used the message could end up being reflected back to this APIC.)</td> </tr> </tbody> </table>	Value	Description	00b	No shorthand (Destination field).	01b	Self.	10b	All including self.	11b	All excluding self. (This sends a message with a destination encoding of all 1s, so if lowest priority is used the message could end up being reflected back to this APIC.)								
Value	Description																		
00b	No shorthand (Destination field).																		
01b	Self.																		
10b	All including self.																		
11b	All excluding self. (This sends a message with a destination encoding of all 1s, so if lowest priority is used the message could end up being reflected back to this APIC.)																		
17:16	<b>RemoteRdStat.</b> Read-only. Reset: 00b. <b>ValidValues:</b>																		
	<table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>Read was invalid.</td> </tr> <tr> <td>01b</td> <td>Delivery pending.</td> </tr> <tr> <td>10b</td> <td>Delivery complete and access was valid.</td> </tr> <tr> <td>11b</td> <td>Reserved.</td> </tr> </tbody> </table>	Value	Description	00b	Read was invalid.	01b	Delivery pending.	10b	Delivery complete and access was valid.	11b	Reserved.								
Value	Description																		
00b	Read was invalid.																		
01b	Delivery pending.																		
10b	Delivery complete and access was valid.																		
11b	Reserved.																		
15	<b>TM: trigger mode.</b> Read-write. Reset: 0. 0=Edge triggered. 1=Level triggered. Indicates how this interrupt is triggered.																		
14	<b>Level.</b> Read-write. Reset: 0. 0=Deasserted. 1=Asserted.																		
13	Reserved.																		
12	<b>DS: interrupt delivery status.</b> Read-only. Reset: 0. 0=Idle. 1=Send pending. In xAPIC mode this bit is set to indicate that the interrupt has not yet been accepted by the destination core(s). Software may repeatedly write Core::X86::Apic::InterruptCommandLow without polling the DS bit; all requested IPIs are delivered.																		
11	<b>DM: destination mode.</b> Read-write. Reset: 0. 0=Physical. 1=Logical.																		
10:8	<b>MsgType.</b> Read-write. Reset: 0. The message types are encoded as follows: <b>ValidValues:</b>																		
	<table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>000b</td> <td>Fixed</td> </tr> <tr> <td>001b</td> <td>Lowest Priority.</td> </tr> <tr> <td>010b</td> <td>SMI</td> </tr> <tr> <td>011b</td> <td>Reserved.</td> </tr> <tr> <td>100b</td> <td>NMI</td> </tr> <tr> <td>101b</td> <td>INIT</td> </tr> <tr> <td>110b</td> <td>Startup</td> </tr> <tr> <td>111b</td> <td>External interrupt.</td> </tr> </tbody> </table>	Value	Description	000b	Fixed	001b	Lowest Priority.	010b	SMI	011b	Reserved.	100b	NMI	101b	INIT	110b	Startup	111b	External interrupt.
Value	Description																		
000b	Fixed																		
001b	Lowest Priority.																		
010b	SMI																		
011b	Reserved.																		
100b	NMI																		
101b	INIT																		
110b	Startup																		
111b	External interrupt.																		
7:0	<b>Vector.</b> Read-write. Reset: 0. The vector that is sent for this interrupt source.																		

### APICx310 [Interrupt Command High] (InterruptCommandHigh)

Read-write. Reset: 0000_0000h. Core::X86::Apic::InterruptCommandHigh_lthree[1:0]_core[3:0]_thread[1:0]; APICx310; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}	
Bits	Description
31:24	<b>DestinationField.</b> Read-write. Reset: 0. The destination encoding used when Core::X86::Apic::InterruptCommandLow[DestShrthnd] is 00b.
23:0	Reserved.

**APICx320 [LVT Timer] (TimerLvtEntry)**

Reset: 0001_0000h.	
Core::X86::Apic::TimerLvtEntry_ithree[1:0]_core[3:0]_thread[1:0]; APICx320; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}	
Bits	Description
31:18	Reserved.
17	<b>Mode.</b> Read-write. Reset: 0. 0=One-shot. 1=Periodic.
16	<b>Mask.</b> Read-write. Reset: 1. 0=Not masked. 1=Masked.
15:13	Reserved.
12	<b>DS: interrupt delivery status.</b> Read-only, Volatile. Reset: 0. 0=Idle. 1=Send pending. (Indicates that the interrupt has not yet been accepted by the core.)
11	Reserved.
10:8	<b>MsgType: message type.</b> Read-write. Reset: 000b. See 2.1.10.2.1.14 [Generalized Local Vector Table].
7:0	<b>Vector.</b> Read-write. Reset: 00h. Interrupt vector number.

**APICx330 [LVT Thermal Sensor] (ThermalLvtEntry)**

Reset: 0001_0000h.	
Interrupts for this local vector table are caused by changes in Core::X86::Msr::PStateCurLim[CurPstateLimit] due to SB-RMI or HTC.	
Core::X86::Apic::ThermalLvtEntry_ithree[1:0]_core[3:0]_thread[1:0]; APICx330; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}	
Bits	Description
31:17	Reserved.
16	<b>Mask.</b> Read-write. Reset: 1. 0=Not masked. 1=Masked.
15:13	Reserved.
12	<b>DS: interrupt delivery status.</b> Read-only, Volatile. Reset: 0. 0=Idle. 1=Send pending. (Indicates that the interrupt has not yet been accepted by the core.)
11	Reserved.
10:8	<b>MsgType: message type.</b> Read-write. Reset: 000b. See 2.1.10.2.1.14 [Generalized Local Vector Table].
7:0	<b>Vector.</b> Read-write. Reset: 00h. Interrupt vector number.

**APICx340 [LVT Performance Monitor] (PerformanceCounterLvtEntry)**

Reset: 0001_0000h.	
Interrupts for this local vector table are caused by overflows of: <ul style="list-style-type: none"> <li>Core::X86::Msr::PERF_LEGACY_CTL(Performance Event Select [3:0]).</li> <li>Core::X86::Msr::PERF_CTL(Performance Event Select [5:0]).</li> </ul>	
Core::X86::Apic::PerformanceCounterLvtEntry_ithree[1:0]_core[3:0]_thread[1:0]; APICx340; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}	
Bits	Description
31:17	Reserved.
16	<b>Mask.</b> Read-write. Reset: 1. 0=Not masked. 1=Masked.
15:13	Reserved.
12	<b>DS: interrupt delivery status.</b> Read-only, Volatile. Reset: 0. 0=Idle. 1=Send pending. Indicates that the interrupt has not yet been accepted by the core.
11	Reserved.
10:8	<b>MsgType: message type.</b> Read-write. Reset: 000b. See 2.1.10.2.1.14 [Generalized Local Vector Table].
7:0	<b>Vector.</b> Read-write. Reset: 00h. Interrupt vector number.

**APICx350 [LVT LINT[1:0]] (LVTLINT)**

Reset: 0001_0000h.	
Core::X86::Apic::LVTLINT_ithree[1:0]_core[3:0]_thread[1:0]_n0; APICx350; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}	
Core::X86::Apic::LVTLINT_ithree[1:0]_core[3:0]_thread[1:0]_n1; APICx360	
Bits	Description

31:17	Reserved.
16	<b>Mask.</b> Read-write. Reset: 1. 0=Not masked. 1=Masked.
15	<b>TM: trigger mode.</b> Read-write. Reset: 0. 0=Edge. 1=Level.
14	<b>RmtIRR.</b> Read-only, Volatile. Reset: 0. If trigger mode is level, remote Core::X86::Apic::InterruptRequest is set when the interrupt has begun service. Remote Core::X86::Apic::InterruptRequest is cleared when the end of interrupt has occurred.
13	Reserved. Read-write. Reset: 0.
12	<b>DS: interrupt delivery status.</b> Read-only, Volatile. Reset: 0. 0=Idle. 1=Send pending. (Indicates that the interrupt has not yet been accepted by the core.)
11	Reserved.
10:8	<b>MsgType: message type.</b> Read-write. Reset: 000b. See 2.1.10.2.1.14 [Generalized Local Vector Table].
7:0	<b>Vector.</b> Read-write. Reset: 00h. Interrupt vector number.

**APICx370 [LVT Error] (ErrorLvtEntry)**

Reset: 0001_0000h.	
Core::X86::Apic::ErrorLvtEntry_ithree[1:0]_core[3:0]_thread[1:0]; APICx370; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}	
<b>Bits</b>	<b>Description</b>
31:17	Reserved.
16	<b>Mask.</b> Read-write. Reset: 1. 0=Not masked. 1=Masked.
15:13	Reserved.
12	<b>DS: interrupt delivery status.</b> Read-only, Volatile. Reset: 0. 0=Idle. 1=Send pending. (Indicates that the interrupt has not yet been accepted by the core.)
11	Reserved.
10:8	<b>MsgType: message type.</b> Read-write. Reset: 000b. See 2.1.10.2.1.14 [Generalized Local Vector Table].
7:0	<b>Vector.</b> Read-write. Reset: 00h. Interrupt vector number.

**APICx380 [Timer Initial Count] (TimerInitialCount)**

Read-write, Volatile. Reset: 0000_0000h.	
Core::X86::Apic::TimerInitialCount_ithree[1:0]_core[3:0]_thread[1:0]; APICx380; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}	
<b>Bits</b>	<b>Description</b>
31:0	<b>Count.</b> Read-write, Volatile. Reset: 0. The value copied into the current count register when the timer is loaded or reloaded.

**APICx390 [Timer Current Count] (TimerCurrentCount)**

Read-only, Volatile. Reset: 0000_0000h.	
Core::X86::Apic::TimerCurrentCount_ithree[1:0]_core[3:0]_thread[1:0]; APICx390; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}	
<b>Bits</b>	<b>Description</b>
31:0	<b>Count.</b> Read-only, Volatile. Reset: 0. The current value of the counter.

**APICx3E0 [Timer Divide Configuration] (TimerDivideConfiguration)**

Read-write. Reset: 0000_0000h.	
Core::X86::Apic::TimerDivideConfiguration_ithree[1:0]_core[3:0]_thread[1:0]; APICx3E0; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}	
<b>Bits</b>	<b>Description</b>
31:4	Reserved.
3:0	<b>Div[3:0].</b> Read-write. Reset: 0. Div[2] is unused.
<b>Valid Values:</b>	
<b>Value</b>	<b>Description</b>
0000b	Divide by 2.
0001b	Divide by 4.
0010b	Divide by 8.
0011b	Divide by 16.

0111b-0100b	Reserved.
1000b	Divide by 32.
1001b	Divide by 64.
1010b	Divide by 128.
1011b	Divide by 1.
1111b-1100b	Reserved.

**APICx400 [Extended APIC Feature] (ExtendedApicFeature)**

Read-only. Reset: 0004_0007h.	
Core::X86::Apic::ExtendedApicFeature_lthree[1:0]_core[3:0]_thread[1:0]; APICx400; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}	
Bits	Description
31:24	Reserved.
23:16	<b>ExtLvtCount: extended local vector table count.</b> Read-only. Reset: 04h. This specifies the number of extended LVT registers (Core::X86::Apic::ExtendedInterruptLvtEntries) in the local APIC.
15:3	Reserved.
2	<b>ExtApicIdCap: extended APIC ID capable.</b> Read-only. Reset: 1. 1=The processor is capable of supporting an 8-bit APIC ID, as controlled by Core::X86::Apic::ExtendedApicControl[ExtApicIdEn].
1	<b>SeoiCap: specific end of interrupt capable.</b> Read-only. Reset: 1. 1=The Core::X86::Apic::SpecificEndOfInterrupt is present.
0	<b>IerCap: interrupt enable register capable.</b> Read-only. Reset: 1. This bit indicates that the Core::X86::Apic::InterruptEnable are present. See 2.1.10.2.1.8 [Interrupt Masking].

**APICx410 [Extended APIC Control] (ExtendedApicControl)**

Read-write. Reset: 0000_0000h.	
Core::X86::Apic::ExtendedApicControl_lthree[1:0]_core[3:0]_thread[1:0]; APICx410; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}	
Bits	Description
31:3	Reserved.
2	<b>ExtApicIdEn: extended APIC ID enable.</b> Read-write. Reset: 0. 1=Enable 8-bit APIC ID; Core::X86::Apic::ApicId[ApicId] supports an 8-bit value; an interrupt broadcast in physical destination mode requires that the IntDest[7:0]=1111111b (instead of xxxx_1111b); a match in physical destination mode occurs when (IntDest[7:0]==ApicId[7:0]) instead of (IntDest[3:0]==ApicId[3:0]).
1	<b>SeoiEn.</b> Read-write. Reset: 0. 1=Enable SEOI generation when a write to Core::X86::Apic::SpecificEndOfInterrupt is received.
0	<b>IerEn.</b> Read-write. Reset: 0. 1=Enable writes to the interrupt enable registers.

**APICx420 [Specific End Of Interrupt] (SpecificEndOfInterrupt)**

Read-write. Reset: 0000_0000h.	
Core::X86::Apic::SpecificEndOfInterrupt_lthree[1:0]_core[3:0]_thread[1:0]; APICx420; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}	
Bits	Description
31:8	Reserved.
7:0	<b>EoiVec: end of interrupt vector.</b> Read-write. Reset: 0. A write to this field causes an end of interrupt cycle to be performed for the vector specified in this field. The behavior is undefined if no interrupt is pending for the specified interrupt vector.

**APICx480 [Interrupt Enable] (InterruptEnable)**

Read-write. Reset: FFFF_FFFFh.	
Core::X86::Apic::InterruptEnable_lthree[1:0]_core[3:0]_thread[1:0]_n0; APICx480; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}	
Core::X86::Apic::InterruptEnable_lthree[1:0]_core[3:0]_thread[1:0]_n1; APICx490	
Core::X86::Apic::InterruptEnable_lthree[1:0]_core[3:0]_thread[1:0]_n2; APICx4A0	
Core::X86::Apic::InterruptEnable_lthree[1:0]_core[3:0]_thread[1:0]_n3; APICx4B0	
Core::X86::Apic::InterruptEnable_lthree[1:0]_core[3:0]_thread[1:0]_n4; APICx4C0	

Core::X86::Apic::InterruptEnable_lthree[1:0]_core[3:0]_thread[1:0]_n5; APICx4D0	
Core::X86::Apic::InterruptEnable_lthree[1:0]_core[3:0]_thread[1:0]_n6; APICx4E0	
Core::X86::Apic::InterruptEnable_lthree[1:0]_core[3:0]_thread[1:0]_n7; APICx4F0	
Bits	Description
31:0	<b>InterruptEnableBits.</b> Read-write. Reset: FFFF_FFFFh. The interrupt enable bits can be used to enable each of the 256 interrupts.

### APICx500 [Extended Interrupt Local Vector Table] (ExtendedInterruptLvtEntries)

Reset: 0001_0000h.	
Assignments conventions: <ul style="list-style-type: none"> <li>• APIC500 provides a local vector table entry for IBS.</li> <li>• APIC510 provides a local vector table entry for error thresholding. See Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]</li> <li>• APIC520 provides a local vector table entry for Deferred errors. See MCI_CONFIG[DeferredIntType].</li> </ul>	
Core::X86::Apic::ExtendedInterruptLvtEntries_lthree[1:0]_core[3:0]_thread[1:0]_n0; APICx500; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}	
Core::X86::Apic::ExtendedInterruptLvtEntries_lthree[1:0]_core[3:0]_thread[1:0]_n1; APICx510	
Core::X86::Apic::ExtendedInterruptLvtEntries_lthree[1:0]_core[3:0]_thread[1:0]_n2; APICx520	
Core::X86::Apic::ExtendedInterruptLvtEntries_lthree[1:0]_core[3:0]_thread[1:0]_n3; APICx530	
Bits	Description
31:17	Reserved.
16	<b>Mask.</b> Read-write. Reset: 1. 0=Not masked. 1=Masked.
15:13	Reserved.
12	<b>DS: interrupt delivery status.</b> Read-only, Volatile. Reset: 0. 0=Idle. 1=Send pending. Indicates that the interrupt has not yet been accepted by the core.
11	Reserved.
10:8	<b>MsgType: message type.</b> Read-only. Reset: 000b. See 2.1.10.2.1.14 [Generalized Local Vector Table].
7:0	<b>Vector.</b> Read-write. Reset: 00h. Interrupt vector number.

## 2.1.11 CPUID Instruction

Processor feature capabilities and configuration information are provided through the CPUID instruction. The information is accessed by (1) selecting the CPUID function setting EAX and optionally ECX for some functions, (2) executing the CPUID instruction, and (3) reading the results in the EAX, EBX, ECX, and EDX registers. The syntax CPUID FnXXXX\_XXXX\_EiX[\_xYYYY] refers to the function where EAX == X, and optionally ECX == Y, and the registers specified by EiX. EiX can be any single register such as {EAX, EBX, ECX, and EDX}, or a range of registers, such as E[C,B,A]X. Undefined function numbers return 0's in all 4 registers.

Unless otherwise specified, single-bit feature fields are encoded as 1=Feature is supported by the processor; 0=Feature is not supported by the processor.

### 2.1.11.1 CPUID Instruction Functions

Processor feature capabilities and configuration information are provided through the CPUID instruction. The information is accessed by (1) selecting the CPUID function setting EAX and optionally ECX for some functions, (2) executing the CPUID instruction, and (3) reading the results in the EAX, EBX, ECX, and EDX registers. The syntax CPUID FnXXXXXXXXX\_EiX[\_xYYYY] refers to the function where EAX==X, and optionally ECX==Y, and the registers specified by EiX. EiX can be any single register such as {EAX, EBX, ECX, and EDX}, or a range of registers, such as E[C,B,A]X. Undefined function numbers return 0's in all 4 registers.

Unless otherwise specified, single-bit feature fields are encoded as 1=Feature is supported by the processor; 0=Feature is not supported by the processor. CPUID functions not listed are reserved.

The following provides processor specific details about CPUID.

### CPUID\_Fn00000000\_EAX [Processor Vendor and Largest Standard Function Number] (LargFuncNum)

Read-only. Reset: 0000_000Dh.	
Core::X86::Cpuid::LargFuncNum_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn00000000_EAX	
Bits	Description
31:0	<b>LFuncStd: largest standard function.</b> Read-only. Reset: Fixed,0000_000Dh. The largest CPUID standard function input value supported by the processor implementation.

### CPUID\_Fn00000000\_EBX [Processor Vendor (ASCII Bytes [3:0])] (ProcVendEbx)

Read-only. Reset: 6874_7541h.	
Core::X86::Cpuid::ProcVendEbx and Core::X86::Cpuid::ProcVendExtEbx return the same value.	
Core::X86::Cpuid::ProcVendEbx_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn00000000_EBX	
Bits	Description
31:0	<b>Vendor.</b> Read-only. Reset: Fixed,6874_7541h. ASCII Bytes [3:0] ("h t u A") of the string "AuthenticAMD".

### CPUID\_Fn00000000\_ECX [Processor Vendor (ASCII Bytes [11:8])] (ProcVendEcx)

Read-only. Reset: 444D_4163h.	
Core::X86::Cpuid::ProcVendEcx and Core::X86::Cpuid::ProcVendExtEcx return the same value.	
Core::X86::Cpuid::ProcVendEcx_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn00000000_ECX	
Bits	Description
31:0	<b>Vendor.</b> Read-only. Reset: Fixed,444D_4163h. ASCII Bytes [11:8] ("D M A c") of the string "AuthenticAMD".

### CPUID\_Fn00000000\_EDX [Processor Vendor (ASCII Bytes [7:4])] (ProcVendEdx)

Read-only. Reset: 6974_6E65h.	
Core::X86::Cpuid::ProcVendEdx and Core::X86::Cpuid::ProcVendExtEdx return the same value.	
Core::X86::Cpuid::ProcVendEdx_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn00000000_EDX	
Bits	Description
31:0	<b>Vendor.</b> Read-only. Reset: Fixed,6974_6E65h. ASCII Bytes [7:4] ("i t n e") of the string "AuthenticAMD".

### CPUID\_Fn00000001\_EAX [Family, Model, Stepping Identifiers] (FamModStep)

Read-only. Reset: 0080_0F11h.	
Core::X86::Cpuid::FamModStep and Core::X86::Cpuid::FamModStepExt return the same value.	
Family is an 8-bit value and is defined as: Family[7:0] = ({0000b, BaseFamily[3:0]} + ExtendedFamily[7:0]).	
<ul style="list-style-type: none"> <li>E.g., If BaseFamily[3:0] == Fh and ExtendedFamily[7:0] == 08h, then Family[7:0] = 17h.</li> </ul>	
Model is an 8-bit value and is defined as: Model[7:0] = {ExtendedModel[3:0], BaseModel[3:0]}.	
<ul style="list-style-type: none"> <li>E.g., If ExtendedModel[3:0] == Eh and BaseModel[3:0] == 8h, then Model[7:0] = E8h.</li> <li>Model numbers vary with product.</li> </ul>	
Core::X86::Cpuid::FamModStep_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn00000001_EAX	
Bits	Description
31:28	Reserved.
27:20	<b>ExtFamily: extended family.</b> Read-only. Reset: 08h.
19:16	<b>ExtModel: extended model.</b> Read-only. Reset: 0h.
15:12	Reserved.
11:8	<b>BaseFamily.</b> Read-only. Reset: Fh.
7:4	<b>BaseModel.</b> Read-only. Reset: 1h.
3:0	<b>Stepping.</b> Read-only. Reset: 1h.



**CPUID\_Fn00000001\_EBX [LocalApicId, LogicalProcessorCount, CLFlush] (FeatureIdEbx)**

Read-only.	
Core::X86::Cpuid::FeatureIdEbx_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn00000001_EBX	
Bits	Description
31:24	<b>LocalApicId: initial local APIC physical ID.</b> Read-only. Reset: XXh. The initial Core::X86::Apic::ApicId[ApicId] value.
23:16	<b>LogicalProcessorCount: logical processor count.</b> Read-only. Reset: Fixed, (Core::X86::Cpuid::SizeId[NC] + 1). Specifies the number of threads in the processor as Core::X86::Cpuid::SizeId[NC]+1.
15:8	<b>CLFlush: CLFLUSH size in quadwords.</b> Read-only. Reset: Fixed,08h.
7:0	Reserved.

**CPUID\_Fn00000001\_ECX [Feature Identifiers] (FeatureIdEcx)**

Read-only.	
These values can be over-written by Core::X86::Msr::CPUID_Features.	
Core::X86::Cpuid::FeatureIdEcx_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn00000001_ECX	
Bits	Description
31	Reserved. Read-only. Reset: Fixed,0. Reserved for use by hypervisor to indicate guest status.
30	<b>RDRAND: RDRAND instruction support.</b> Read-only. Reset: Fixed,1.
29	<b>F16C: half-precision convert instruction support.</b> Read-only. Reset: Fixed,1.
28	<b>AVX: AVX instruction support.</b> Read-only. Reset: Fixed,1.
27	<b>OSXSAVE: OS enabled support for XGETBV/XSETBV.</b> Read-only. Reset: Xb. 1=The OS has enabled support for XGETBV/XSETBV instructions to query processor extended states.
26	<b>XSAVE: XSAVE (and related) instruction support.</b> Read-only. Reset: Fixed,1. 1=Support provided for the XSAVE, XRSTOR, XSETBV, and XGETBV instructions and the XFEATURE_ENABLED_MASK register.
25	<b>AES: AES instruction support.</b> Read-only. Reset: Xb.
24	Reserved.
23	<b>POPCNT: POPCNT instruction.</b> Read-only. Reset: Fixed,1.
22	<b>MOVBE: MOVBE instruction support.</b> Read-only. Reset: Fixed,1.
21	<b>X2APIC: x2APIC capability.</b> Read-only. Reset: Fixed,0.
20	<b>SSE42: SSE4.2 instruction support.</b> Read-only. Reset: Fixed,1.
19	<b>SSE41: SSE4.1 instruction support.</b> Read-only. Reset: Fixed,1.
18	Reserved.
17	<b>PCID: process context identifiers support.</b> Read-only. Reset: Fixed,0.
16:14	Reserved.
13	<b>CMPXCHG16B: CMPXCHG16B instruction.</b> Read-only. Reset: Fixed,1.
12	<b>FMA: FMA instruction support.</b> Read-only. Reset: Fixed,1.
11:10	Reserved.
9	<b>SSSE3: supplemental SSE3 extensions.</b> Read-only. Reset: Fixed,1.
8:4	Reserved.
3	<b>Monitor: Monitor/Mwait instructions.</b> Read-only. Reset: !Core::X86::Msr::HWCR[MonMwaitDis].
2	Reserved.
1	<b>PCLMULQDQ: PCLMULQDQ instruction support.</b> Read-only. Reset: Xb.
0	<b>SSE3: SSE3 extensions.</b> Read-only. Reset: Fixed,1.

**CPUID\_Fn00000001\_EDX [Feature Identifiers] (FeatureIdEdx)**

Read-only.	
These values can be over-written by Core::X86::Msr::CPUID_Features.	
Core::X86::Cpuid::FeatureIdEdx_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn00000001_EDX	

Bits	Description
31:29	Reserved.
28	<b>HTT: hyper-threading technology.</b> Read-only. Reset: Fixed,(Core::X86::Cpuid::SizeId[NC] != 0). 0=Single thread product (Core::X86::Cpuid::SizeId[NC]==0). 1=Multi thread product (Core::X86::Cpuid::SizeId[NC] != 0).
27	Reserved.
26	<b>SSE2: SSE2 extensions.</b> Read-only. Reset: Fixed,1.
25	<b>SSE: SSE extensions.</b> Read-only. Reset: Fixed,1.
24	<b>FXSR: FXSAVE and FXRSTOR instructions.</b> Read-only. Reset: Fixed,1.
23	<b>MMX: MMX™ instructions.</b> Read-only. Reset: Fixed,1.
22:20	Reserved.
19	<b>CLFSH: CLFLUSH instruction.</b> Read-only. Reset: Fixed,1.
18	Reserved.
17	<b>PSE36: page-size extensions.</b> Read-only. Reset: Fixed,1.
16	<b>PAT: page attribute table.</b> Read-only. Reset: Fixed,1.
15	<b>CMOV: conditional move instructions, CMOV, FCOMI, FCMOV.</b> Read-only. Reset: Fixed,1.
14	<b>MCA: machine check architecture, MCG_CAP.</b> Read-only. Reset: Fixed,1.
13	<b>PGE: page global extension, CR4.PGE.</b> Read-only. Reset: Fixed,1.
12	<b>MTRR: memory-type range registers.</b> Read-only. Reset: Fixed,1.
11	<b>SysEnterSysExit: SYSENTER and SYSEXIT instructions.</b> Read-only. Reset: Fixed,1.
10	Reserved.
9	<b>APIC: advanced programmable interrupt controller (APIC) exists and is enabled.</b> Read-only. Reset: Xb. Core::X86::Msr::APIC_BAR[ApicEn].
8	<b>CMPXCHG8B: CMPXCHG8B instruction.</b> Read-only. Reset: Fixed,1.
7	<b>MCE: machine check exception, CR4.MCE.</b> Read-only. Reset: Fixed,1.
6	<b>PAE: physical-address extensions (PAE).</b> Read-only. Reset: Fixed,1.
5	<b>MSR: AMD model-specific registers (MSRs), with RDMSR and WRMSR instructions.</b> Read-only. Reset: Fixed,1.
4	<b>TSC: time stamp counter, RDTSC/RDTSCP instructions, CR4.TSD.</b> Read-only. Reset: Fixed,1.
3	<b>PSE: page-size extensions (4 MB pages).</b> Read-only. Reset: Fixed,1.
2	<b>DE: debugging extensions, IO breakpoints, CR4.DE.</b> Read-only. Reset: Fixed,1.
1	<b>VME: virtual-mode enhancements.</b> Read-only. Reset: Fixed,1.
0	<b>FPU: x87 floating point unit on-chip.</b> Read-only. Reset: Fixed,1.

#### CPUID\_Fn00000005\_EAX [Monitor/MWait] (MonMWaitEax)

Read-only. Reset: 0000\_0040h.

Core::X86::Cpuid::MonMWaitEax\_lthree[1:0]\_core[3:0]\_thread[1:0]; CPUID\_Fn00000005\_EAX

Bits	Description
31:16	Reserved.
15:0	<b>MonLineSizeMin: smallest monitor-line size in bytes.</b> Read-only. Reset: Fixed,0040h.

#### CPUID\_Fn00000005\_EBX [Monitor/MWait] (MonMWaitEbx)

Read-only. Reset: 0000\_0040h.

Core::X86::Cpuid::MonMWaitEbx\_lthree[1:0]\_core[3:0]\_thread[1:0]; CPUID\_Fn00000005\_EBX

Bits	Description
31:16	Reserved.
15:0	<b>MonLineSizeMax: largest monitor-line size in bytes.</b> Read-only. Reset: Fixed,0040h.

#### CPUID\_Fn00000005\_ECX [Monitor/MWait] (MonMWaitEcx)

Read-only. Reset: 0000\_0003h.

Core::X86::Cpuid::MonMWaitEcx\_lthree[1:0]\_core[3:0]\_thread[1:0]; CPUID\_Fn00000005\_ECX

Bits	Description
31:2	Reserved.
1	<b>IBE: interrupt break-event.</b> Read-only. Reset: Fixed,1.
0	<b>EMX: enumerate MONITOR/MWAIT extensions.</b> Read-only. Reset: Fixed,1.

#### CPUID\_Fn00000005\_EDX [Monitor/MWait] (MonMWaitEdx)

Core::X86::CpuId::MonMWaitEdx\_lthree[1:0]\_core[3:0]\_thread[1:0]; CPUID\_Fn00000005\_EDX

Bits	Description
31:0	Reserved.

#### CPUID\_Fn00000006\_EAX [Thermal and Power Management] (ThermalPwrMgmtEax)

Read-only. Reset: 0000\_0004h.

Core::X86::CpuId::ThermalPwrMgmtEax\_lthree[1:0]\_core[3:0]\_thread[1:0]; CPUID\_Fn00000006\_EAX

Bits	Description
31:3	Reserved.
2	<b>ARAT: always running APIC timer.</b> Read-only. Reset: Fixed,1. 1=Indicates support for APIC timer always running feature.
1:0	Reserved.

#### CPUID\_Fn00000006\_EBX [Thermal and Power Management] (ThermalPwrMgmtEbx)

Core::X86::CpuId::ThermalPwrMgmtEbx\_lthree[1:0]\_core[3:0]\_thread[1:0]; CPUID\_Fn00000006\_EBX

Bits	Description
31:0	Reserved.

#### CPUID\_Fn00000006\_ECX [Thermal and Power Management] (ThermalPwrMgmtEcX)

Read-only. Reset: 0000\_0001h.

These values can be over-written by Core::X86::Msr::CPUID\_PWR\_THERM.

Core::X86::CpuId::ThermalPwrMgmtEcX\_lthree[1:0]\_core[3:0]\_thread[1:0]; CPUID\_Fn00000006\_ECX

Bits	Description
31:1	Reserved.
0	<b>EffFreq: effective frequency interface.</b> Read-only. Reset: Fixed,1. 1=Indicates presence of Core::X86::Msr::MPERF and Core::X86::Msr::APERF.

#### CPUID\_Fn00000006\_EDX [Thermal and Power Management] (ThermalPwrMgmtEdx)

Core::X86::CpuId::ThermalPwrMgmtEdx\_lthree[1:0]\_core[3:0]\_thread[1:0]; CPUID\_Fn00000006\_EDX

Bits	Description
31:0	Reserved.

#### CPUID\_Fn00000007\_EAX\_x00 [Structured Extended Feature Identifiers] (StructExtFeatIdEax0)

Core::X86::CpuId::StructExtFeatIdEax0\_lthree[1:0]\_core[3:0]\_thread[1:0]; CPUID\_Fn00000007\_EAX\_x00

Bits	Description
31:0	Reserved.

#### CPUID\_Fn00000007\_EBX\_x00 [Structured Extended Feature Identifiers] (StructExtFeatIdEbx0)

Read-only. Reset: 209C\_01A9h.

Core::X86::CpuId::StructExtFeatIdEbx0\_lthree[1:0]\_core[3:0]\_thread[1:0]; CPUID\_Fn00000007\_EBX\_x00

Bits	Description
31:30	Reserved.
29	<b>SHA.</b> Read-only. Reset: Fixed,1.
28:24	Reserved.
23	<b>CLFSHOPT.</b> Read-only. Reset: Fixed,1.
22	<b>PCOMMIT.</b> Read-only. Reset: Fixed,0.
21	Reserved.

20	<b>SMAP: Secure Mode Access Prevention is supported.</b> Read-only. Reset: Fixed,1.
19	<b>ADX: ADCX and ADOX are present.</b> Read-only. Reset: Fixed,1.
18	<b>RDSEED: RDSEED is present.</b> Read-only. Reset: Fixed,1.
17:9	Reserved.
8	<b>BMI2: bit manipulation group 2 instruction support.</b> Read-only. Reset: Fixed,1.
7	<b>SMEP: Supervisor Mode Execution protection.</b> Read-only. Reset: Fixed,1.
6	Reserved.
5	<b>AVX2: AVX extension support.</b> Read-only. Reset: Fixed,1.
4	Reserved.
3	<b>BMI1: bit manipulation group 1 instruction support.</b> Read-only. Reset: Fixed,1.
2:1	Reserved.
0	<b>FSGSBASE: FS and GS base read write instruction support.</b> Read-only. Reset: Fixed,1.

#### CPUID\_Fn00000007\_ECX\_x00 [Structured Extended Feature Identifier] (StructExtFeatIdEcX0)

Core::X86::Cpuid::StructExtFeatIdEcX0\_lthree[1:0]\_core[3:0]\_thread[1:0]; CPUID\_Fn00000007\_ECX\_x00

Bits	Description
31:0	Reserved.

#### CPUID\_Fn00000007\_EDX\_x00 [Structured Extended Feature Identifiers] (StructExtFeatIdEdX0)

Core::X86::Cpuid::StructExtFeatIdEdX0\_lthree[1:0]\_core[3:0]\_thread[1:0]; CPUID\_Fn00000007\_EDX\_x00

Bits	Description
31:0	Reserved.

#### CPUID\_Fn0000000B\_EAX [Extended Topology Enumeration] (ExtTopEnumEax)

Read-only. Reset: 0000\_0000h.

Core::X86::Cpuid::ExtTopEnumEax\_lthree[1:0]\_core[3:0]\_thread[1:0]; CPUID\_Fn0000000B\_EAX

Bits	Description
31:0	Reserved. Read-only. Reset: Fixed,0.

#### CPUID\_Fn0000000B\_EBX [Extended Topology Enumeration] (ExtTopEnumEbx)

Read-only. Reset: 0000\_0000h.

Core::X86::Cpuid::ExtTopEnumEbx\_lthree[1:0]\_core[3:0]\_thread[1:0]; CPUID\_Fn0000000B\_EBX

Bits	Description
31:0	Reserved. Read-only. Reset: Fixed,0.

#### CPUID\_Fn0000000B\_ECX [Extended Topology Enumeration] (ExtTopEnumEcX)

Read-only. Reset: 0000\_0000h.

Core::X86::Cpuid::ExtTopEnumEcX\_lthree[1:0]\_core[3:0]\_thread[1:0]; CPUID\_Fn0000000B\_ECX

Bits	Description
31:0	Reserved. Read-only. Reset: Fixed,0000_0000h.

#### CPUID\_Fn0000000B\_EDX [Extended Topology Enumeration] (ExtTopEnumEdX)

Read-only. Reset: 0000\_0000h.

Core::X86::Cpuid::ExtTopEnumEdX\_lthree[1:0]\_core[3:0]\_thread[1:0]; CPUID\_Fn0000000B\_EDX

Bits	Description
31:0	Reserved. Read-only. Reset: Fixed,0000_0000h.

#### CPUID\_Fn0000000D\_EAX\_x00 [Processor Extended State Enumeration] (ProcExtStateEnumEax00)

Read-only. Reset: 0000\_0003h.

Core::X86::Cpuid::ProcExtStateEnumEax00\_lthree[1:0]\_core[3:0]\_thread[1:0]; CPUID\_Fn0000000D\_EAX\_x00

Bits	Description
31:0	<b>XFeatureSupportedMask[31:0].</b> Read-only. Reset: Fixed,0000_0003h.
	<b>ValidValues:</b>

Bit	Description
[0]	X87 Support.
[1]	128-bit SSE Support.
[2]	256-bit AVX support.
[31:3]	Reserved.

### CPUID\_Fn0000000D\_EBX\_x00 [Processor Extended State Enumeration] (ProcExtStateEnumEbx00)

Read-only, Volatile. Reset: XXXX_XXXXh.	
Core::X86::CpuId::ProcExtStateEnumEbx00_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn0000000D_EBX_x00	
Bits	Description
31:0	<b>XFeatureEnabledSizeMax.</b> Read-only, Volatile. Reset: XXXXXXXXh. <b>Description:</b> Reset is $512 + 64 + ((XCR0[AVX]) ? 256 : 0)$ . Size in bytes of XSAVE/XRSTOR area for the currently enabled features in XCR0. The components of this sum are described as follows: <ul style="list-style-type: none"> <li>• 512: FPU/SSE save area (needed even if <math>XCR0[SSE]=0</math>)</li> <li>• 64: Header size (always needed).</li> <li>• Size of YMM area if YMM enabled.</li> </ul>

### CPUID\_Fn0000000D\_ECX\_x00 [Processor Extended State Enumeration] (ProcExtStateEnumEcX00)

Read-only. Reset: 0000_0340h.	
Core::X86::CpuId::ProcExtStateEnumEcX00_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn0000000D_ECX_x00	
Bits	Description
31:0	<b>XFeatureSupportedSizeMax.</b> Read-only. Reset: Fixed, 0000_0340h. Size in bytes of XSAVE/XRSTOR area for all features that the core supports. See Core::X86::CpuId::ProcExtStateEnumEbx00[XFeatureEnabledSizeMax].

### CPUID\_Fn0000000D\_EDX\_x00 [Processor Extended State Enumeration] (ProcExtStateEnumEdx00)

Read-only. Reset: 0000_0000h.	
Core::X86::CpuId::ProcExtStateEnumEdx00_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn0000000D_EDX_x00	
Bits	Description
31:0	<b>XFeatureSupportedMask[63:32].</b> Read-only. Reset: Fixed, 0000_0000h. Upper portion of XFeatureSupportedMask.

### CPUID\_Fn0000000D\_EAX\_x01 [Processor Extended State Enumeration] (ProcExtStateEnumEax01)

Read-only. Reset: 0000_000Fh.	
Core::X86::CpuId::ProcExtStateEnumEax01_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn0000000D_EAX_x01	
Bits	Description
31:4	Reserved.
3	<b>XSAVES.</b> Read-only. Reset: Fixed, 1. XSAVES, XRSTORS, and IA32_XSS supported.
2	<b>XGETBV.</b> Read-only. Reset: Fixed, 1. XGETBV with ECX=1 supported.
1	<b>XSAVEC.</b> Read-only. Reset: Fixed, 1. XSAVEC and compact XRSTOR supported.
0	<b>XSAVEOPT: XSAVEOPT is available.</b> Read-only. Reset: Fixed, 1.

### CPUID\_Fn0000000D\_EBX\_x01 [Processor Extended State Enumeration] (ProcExtStateEnumEbx01)

Read-only, Volatile. Reset: XXXX_XXXXh.	
Core::X86::CpuId::ProcExtStateEnumEbx01_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn0000000D_EBX_x01	
Bits	Description
31:0	<b>XFeatureEnabledSizeMax.</b> Read-only, Volatile. Reset: XXXXXXXXh. Reset is $512 + 64 + ((XCR0[AVX]) ? 256 : 0)$ .

### CPUID\_Fn0000000D\_ECX\_x01 [Processor Extended State Enumeration] (ProcExtStateEnumEcX01)

Read-only. Reset: 0000_0000h.	
Core::X86::CpuId::ProcExtStateEnumEcX01_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn0000000D_ECX_x01	

Bits	Description
31:0	Reserved. Read-only. Reset: Fixed,0000_0000h.

**CPUID\_Fn0000000D\_EDX\_x01 [Processor Extended State Enumeration] (ProcExtStateEnumEdx01)**

Read-only. Reset: 0000\_0000h.

Core::X86::CpuId::ProcExtStateEnumEdx01\_lthree[1:0]\_core[3:0]\_thread[1:0]; CPUID\_Fn0000000D\_EDX\_x01

Bits	Description
31:0	Reserved. Read-only. Reset: Fixed,0000_0000h.

**CPUID\_Fn0000000D\_EAX\_x02 [Processor Extended State Enumeration] (ProcExtStateEnumEax02)**

Read-only. Reset: 0000\_0100h.

Core::X86::CpuId::ProcExtStateEnumEax02\_lthree[1:0]\_core[3:0]\_thread[1:0]; CPUID\_Fn0000000D\_EAX\_x02

Bits	Description
31:0	<b>YmmSaveStateSize: YMM save state byte size.</b> Read-only. Reset: Fixed,0000_0100h.

**CPUID\_Fn0000000D\_EBX\_x02 [Processor Extended State Enumeration] (ProcExtStateEnumEbx02)**

Read-only. Reset: 0000\_0240h.

Core::X86::CpuId::ProcExtStateEnumEbx02\_lthree[1:0]\_core[3:0]\_thread[1:0]; CPUID\_Fn0000000D\_EBX\_x02

Bits	Description
31:0	<b>YmmSaveStateOffset: YMM save state byte offset.</b> Read-only. Reset: Fixed,0000_0240h.

**CPUID\_Fn0000000D\_ECX\_x02 [Processor Extended State Enumeration] (ProcExtStateEnumEcx02)**

Read-only. Reset: 0000\_0000h.

Core::X86::CpuId::ProcExtStateEnumEcx02\_lthree[1:0]\_core[3:0]\_thread[1:0]; CPUID\_Fn0000000D\_ECX\_x02

Bits	Description
31:0	Reserved. Read-only. Reset: Fixed,0000_0000h.

**CPUID\_Fn0000000D\_EDX\_x02 [Processor Extended State Enumeration] (ProcExtStateEnumEdx02)**

Read-only. Reset: 0000\_0000h.

Core::X86::CpuId::ProcExtStateEnumEdx02\_lthree[1:0]\_core[3:0]\_thread[1:0]; CPUID\_Fn0000000D\_EDX\_x02

Bits	Description
31:0	Reserved. Read-only. Reset: Fixed,0000_0000h.

**CPUID\_Fn80000000\_EAX [Largest Extended Function Number] (LargExtFuncNum)**

Read-only. Reset: 8000\_001Fh.

Core::X86::CpuId::LargExtFuncNum\_lthree[1:0]\_core[3:0]\_thread[1:0]; CPUID\_Fn80000000\_EAX

Bits	Description
31:0	<b>LFuncExt: largest extended function.</b> Read-only. Reset: Fixed,8000_001Fh. The largest CPUID extended function input value supported by the processor implementation.

**CPUID\_Fn80000000\_EBX [Processor Vendor (ASCII Bytes [3:0])] (ProcVendExtEbx)**

Read-only. Reset: 6874\_7541h.

Core::X86::CpuId::ProcVendEbx and Core::X86::CpuId::ProcVendExtEbx return the same value.

Core::X86::CpuId::ProcVendExtEbx\_lthree[1:0]\_core[3:0]\_thread[1:0]; CPUID\_Fn80000000\_EBX

Bits	Description
31:0	<b>Vendor.</b> Read-only. Reset: Fixed,6874_7541h. ASCII Bytes [3:0] ("h t u A") of the string "AuthenticAMD".

**CPUID\_Fn80000000\_ECX [Processor Vendor (ASCII Bytes [11:8])] (ProcVendExtEcx)**

Read-only. Reset: 444D\_4163h.

Core::X86::CpuId::ProcVendEcx and Core::X86::CpuId::ProcVendExtEcx return the same value.

Core::X86::CpuId::ProcVendExtEcx\_lthree[1:0]\_core[3:0]\_thread[1:0]; CPUID\_Fn80000000\_ECX

Bits	Description
------	-------------

31:0	<b>Vendor.</b> Read-only. Reset: Fixed,444D_4163h. ASCII Bytes [11:8] ("D M A c") of the string "AuthenticAMD".
------	-----------------------------------------------------------------------------------------------------------------

**CPUID\_Fn80000000\_EDX [Processor Vendor (ASCII Bytes [7:4])] (ProcVendExtEdx)**

Read-only. Reset: 6974_6E65h.	
Core::X86::CpuId::ProcVendEdx and Core::X86::CpuId::ProcVendExtEdx return the same value.	
Core::X86::CpuId::ProcVendExtEdx_1three[1:0]_core[3:0]_thread[1:0]; CPUID_Fn80000000_EDX	
Bits	Description
31:0	<b>Vendor.</b> Read-only. Reset: Fixed,6974_6E65h. ASCII Bytes [7:4] ("i t n e") of the string "AuthenticAMD".

**CPUID\_Fn80000001\_EAX [Family, Model, Stepping Identifiers] (FamModStepExt)**

Read-only. Reset: 0080_0F11h.	
Core::X86::CpuId::FamModStep and Core::X86::CpuId::FamModStepExt return the same value. See Core::X86::CpuId::FamModStep.	
Core::X86::CpuId::FamModStepExt_1three[1:0]_core[3:0]_thread[1:0]; CPUID_Fn80000001_EAX	
Bits	Description
31:28	Reserved.
27:20	<b>ExtFamily: extended family.</b> Read-only. Reset: 08h.
19:16	<b>ExtModel: extended model.</b> Read-only. Reset: 0h.
15:12	Reserved.
11:8	<b>BaseFamily.</b> Read-only. Reset: Fh.
7:4	<b>BaseModel.</b> Read-only. Reset: 1h.
3:0	<b>Stepping.</b> Read-only. Reset: 1h.

**CPUID\_Fn80000001\_EBX [BrandId Identifier] (BrandId)**

Read-only. Reset: X000_0000h.									
Core::X86::CpuId::BrandId_1three[1:0]_core[3:0]_thread[1:0]; CPUID_Fn80000001_EBX									
Bits	Description								
31:28	<b>PkgType: package type.</b> Read-only. Reset: Xh. Specifies the package type.								
	<b>Valid Values:</b>								
	<table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>1h-0h</td> <td>Reserved.</td> </tr> <tr> <td>2h</td> <td>AM4</td> </tr> <tr> <td>Fh-3h</td> <td>Reserved.</td> </tr> </tbody> </table>	Value	Description	1h-0h	Reserved.	2h	AM4	Fh-3h	Reserved.
	Value	Description							
1h-0h	Reserved.								
2h	AM4								
Fh-3h	Reserved.								
27:0	Reserved.								

**CPUID\_Fn80000001\_ECX [Feature Identifiers] (FeatureExtIdEcX)**

Read-only.	
These values can be over-written by Core::X86::Msr::CPUID_ExtFeatures.	
Core::X86::CpuId::FeatureExtIdEcX_1three[1:0]_core[3:0]_thread[1:0]; CPUID_Fn80000001_ECX	
Bits	Description
31:30	Reserved.
29	<b>MwaitExtended.</b> Read-only. Reset: !Core::X86::Msr::HWCR[MonMwaitDis]. 1=MWAITX and MONITORX capability is supported.
28	<b>PerfCtrExtL3: L3 performance counter extensions support.</b> Read-only. Reset: Fixed,1. 1=Indicates support for Core::X86::Msr::ChL3PmcCfg and Core::X86::Msr::ChL3Pmc L3 performance counter extensions. See 2.1.13.4 [L3 Cache Performance Monitor Counters] and 2.1.13 [Performance Monitor Counters].
27	<b>PerfTsc: performance time-stamp counter supported.</b> Read-only. Reset: Fixed,0.
26	<b>DataBreakpointExtension.</b> Read-only. Reset: Fixed,1. 1=Indicates data breakpoint support for

	Core::X86::Msr::DR0_ADDR_MASK, Core::X86::Msr::DR1_ADDR_MASK, Core::X86::Msr::DR2_ADDR_MASK and Core::X86::Msr::DR3_ADDR_MASK.
25:24	Reserved.
23	<b>PerfCtrExtCore: core performance counter extensions support.</b> Read-only. Reset: Fixed,1. 1=Indicates support for Core::X86::Msr::PERF_CTL and Core::X86::Msr::PERF_CTR. See 2.1.13.3 [Core Performance Monitor Counters] and 2.1.13 [Performance Monitor Counters].
22	<b>TopologyExtensions: topology extensions support.</b> Read-only. Reset: Fixed,1. 1=Indicates support for Core::X86::Cpuid::CachePropEax0.
21:18	Reserved.
17	<b>TCE: translation cache extension.</b> Read-only. Reset: Fixed,1.
16	<b>FMA4: 4-operand FMA instruction support.</b> Read-only. Reset: Fixed,0.
15	<b>LWP: lightweight profiling support.</b> Read-only. Reset: Fixed,0.
14	Reserved.
13	<b>WDT: watchdog timer support.</b> Read-only. Reset: Fixed,1.
12	<b>SKINIT: SKINIT and STGI support.</b> Read-only. Reset: Fixed,1.
11	<b>XOP: extended operation support.</b> Read-only. Reset: Fixed,0.
10	<b>IBS: Instruction Based Sampling.</b> Read-only. Reset: Fixed,1.
9	<b>OSVW: OS Visible Work-around support.</b> Read-only. Reset: Fixed,1.
8	<b>ThreeDNowPrefetch: Prefetch and PrefetchW instructions.</b> Read-only. Reset: Fixed,1.
7	<b>MisAlignSse: Misaligned SSE Mode.</b> Read-only. Reset: Fixed,1.
6	<b>SSE4A: EXTRQ, INSERTQ, MOVNTSS, and MOVNTSD instruction support.</b> Read-only. Reset: Fixed,1.
5	<b>ABM: advanced bit manipulation.</b> Read-only. Reset: Fixed,1. LZCNT instruction support.
4	<b>AltMovCr8: LOCK MOV CR0 means MOV CR8.</b> Read-only. Reset: Fixed,1.
3	<b>ExtApicSpace: extended APIC register space.</b> Read-only. Reset: Fixed,1.
2	<b>SVM: Secure Virtual Mode feature.</b> Read-only. Reset: Fixed,1. Indicates support for: VMRUN, VMLOAD, VMSAVE, CLGI, VMCALL, and INVLPGA.
1	<b>CmpLegacy: core multi-processing legacy mode.</b> Read-only. Reset: Fixed, (Core::X86::Cpuid::SizeId[NC] > 0). 0=Single core product (Core::X86::Cpuid::SizeId[NC] == 0). 1=Multi core product (Core::X86::Cpuid::SizeId[NC] != 0).
0	<b>LahfSahf: LAHF/SAHF instructions.</b> Read-only. Reset: Fixed,1.

### CPUID\_Fn80000001\_EDX [Feature Identifiers] (FeatureExtIdEdx)

Read-only. Reset: 2FD3_FXFFh.	
These values can be over-written by Core::X86::Msr::CPUID_ExtFeatures.	
Core::X86::Cpuid::FeatureExtIdEdx_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn80000001_EDX	
Bits	Description
31	<b>ThreeDNow: 3DNow!™ instructions.</b> Read-only. Reset: Fixed,0.
30	<b>ThreeDNowExt: AMD extensions to 3DNow!™ instructions.</b> Read-only. Reset: Fixed,0.
29	<b>LM: long mode.</b> Read-only. Reset: Fixed,1.
28	Reserved.
27	<b>RDTSCP: RDTSCP instruction.</b> Read-only. Reset: Fixed,1.
26	<b>Page1GB: one GB large page support.</b> Read-only. Reset: Fixed,1.
25	<b>FFXSR: FXSAVE and FXRSTOR instruction optimizations.</b> Read-only. Reset: Fixed,1.
24	<b>FXSR: FXSAVE and FXRSTOR instructions.</b> Read-only. Reset: Fixed,1.
23	<b>MMX: MMX™ instructions.</b> Read-only. Reset: Fixed,1.
22	<b>MmxExt: AMD extensions to MMX™ instructions.</b> Read-only. Reset: Fixed,1.
21	Reserved.
20	<b>NX: no-execute page protection.</b> Read-only. Reset: Fixed,1.
19:18	Reserved.



17	<b>PSE36: page-size extensions.</b> Read-only. Reset: Fixed,1.
16	<b>PAT: page attribute table.</b> Read-only. Reset: Fixed,1.
15	<b>CMOV: conditional move instructions, CMOV, FCOMI, FCMOV.</b> Read-only. Reset: Fixed,1.
14	<b>MCA: machine check architecture, MCG_CAP.</b> Read-only. Reset: Fixed,1.
13	<b>PGE: page global extension, CR4.PGE.</b> Read-only. Reset: Fixed,1.
12	<b>MTRR: memory-type range registers.</b> Read-only. Reset: Fixed,1.
11	<b>SysCallSysRet: SYSCALL and SYSRET instructions.</b> Read-only. Reset: Fixed,1.
10	Reserved.
9	<b>APIC: advanced programmable interrupt controller (APIC) exists and is enabled.</b> Read-only. Reset: Xb. Reset is Core::X86::Msr::APIC_BAR[ApicEn].
8	<b>CMPXCHG8B: CMPXCHG8B instruction.</b> Read-only. Reset: Fixed,1.
7	<b>MCE: machine check exception, CR4.MCE.</b> Read-only. Reset: Fixed,1.
6	<b>PAE: physical-address extensions (PAE).</b> Read-only. Reset: Fixed,1.
5	<b>MSR: model-specific registers (MSRs), with RDMSR and WRMSR instructions.</b> Read-only. Reset: Fixed,1.
4	<b>TSC: time stamp counter, RDTSC/RDTSCP instructions, CR4.TSD.</b> Read-only. Reset: Fixed,1.
3	<b>PSE: page-size extensions (4 MB pages).</b> Read-only. Reset: Fixed,1.
2	<b>DE: debugging extensions, IO breakpoints, CR4.DE.</b> Read-only. Reset: Fixed,1.
1	<b>VME: virtual-mode enhancements.</b> Read-only. Reset: Fixed,1.
0	<b>FPU: x87 floating point unit on-chip.</b> Read-only. Reset: Fixed,1.

#### CPUID\_Fn80000002\_EAX [Processor Name String Identifier (Bytes [3:0])] (ProcNameStr0Eax)

Read-only.	
Is an alias of Core::X86::Msr::ProcNameString_n0.	
Core::X86::CpuId::ProcNameStr0Eax_Itthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn80000002_EAX	
Bits	Description
31:24	<b>ProcNameByte3: processor name, byte3.</b> Read-only. Reset: Core::X86::Msr::ProcNameString_n0[CpuNameString3].
23:16	<b>ProcNameByte2: processor name, byte2.</b> Read-only. Reset: Core::X86::Msr::ProcNameString_n0[CpuNameString2].
15:8	<b>ProcNameByte1: processor name, byte1.</b> Read-only. Reset: Core::X86::Msr::ProcNameString_n0[CpuNameString1].
7:0	<b>ProcNameByte0: processor name, byte0.</b> Read-only. Reset: Core::X86::Msr::ProcNameString_n0[CpuNameString0].

#### CPUID\_Fn80000002\_EBX [Processor Name String Identifier (Bytes [7:4])] (ProcNameStr0Ebx)

Read-only.	
Is an alias of Core::X86::Msr::ProcNameString_n0.	
Core::X86::CpuId::ProcNameStr0Ebx_Itthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn80000002_EBX	
Bits	Description
31:24	<b>ProcNameByte7: processor name, byte 7.</b> Read-only. Reset: Core::X86::Msr::ProcNameString_n0[CpuNameString7].
23:16	<b>ProcNameByte6: processor name, byte 6.</b> Read-only. Reset: Core::X86::Msr::ProcNameString_n0[CpuNameString6].
15:8	<b>ProcNameByte5: processor name, byte 5.</b> Read-only. Reset: Core::X86::Msr::ProcNameString_n0[CpuNameString5].
7:0	<b>ProcNameByte4: processor name, byte 4.</b> Read-only. Reset: Core::X86::Msr::ProcNameString_n0[CpuNameString4].

#### CPUID\_Fn80000002\_ECX [Processor Name String Identifier (Bytes [11:8])] (ProcNameStr0Ecx)

Read-only.	
------------	--

Is an alias of Core::X86::Msr::ProcNameString_n1.	
Core::X86::Cpuid::ProcNameStr0Edx_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn8000002_EDX	
Bits	Description
31:24	<b>ProcNameByte11: processor name, byte 11.</b> Read-only. Reset: Core::X86::Msr::ProcNameString_n1[CpuNameString3].
23:16	<b>ProcNameByte10: processor name, byte 10.</b> Read-only. Reset: Core::X86::Msr::ProcNameString_n1[CpuNameString2].
15:8	<b>ProcNameByte9: processor name, byte 9.</b> Read-only. Reset: Core::X86::Msr::ProcNameString_n1[CpuNameString1].
7:0	<b>ProcNameByte8: processor name, byte 8.</b> Read-only. Reset: Core::X86::Msr::ProcNameString_n1[CpuNameString0].

**CPUID\_Fn8000002\_EDX [Processor Name String Identifier (Bytes [15:12])] (ProcNameStr0Edx)**

Read-only.	
Is an alias of Core::X86::Msr::ProcNameString_n1.	
Core::X86::Cpuid::ProcNameStr0Edx_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn8000002_EDX	
Bits	Description
31:24	<b>ProcNameByte15: processor name, byte 15.</b> Read-only. Reset: Core::X86::Msr::ProcNameString_n1[CpuNameString7].
23:16	<b>ProcNameByte14: processor name, byte 14.</b> Read-only. Reset: Core::X86::Msr::ProcNameString_n1[CpuNameString6].
15:8	<b>ProcNameByte13: processor name, byte 13.</b> Read-only. Reset: Core::X86::Msr::ProcNameString_n1[CpuNameString5].
7:0	<b>ProcNameByte12: processor name, byte 12.</b> Read-only. Reset: Core::X86::Msr::ProcNameString_n1[CpuNameString4].

**CPUID\_Fn8000003\_EAX [Processor Name String Identifier (Bytes [19:16])] (ProcNameStr1Eax)**

Read-only.	
Is an alias of Core::X86::Msr::ProcNameString_n2.	
Core::X86::Cpuid::ProcNameStr1Eax_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn8000003_EAX	
Bits	Description
31:24	<b>ProcNameByte19: processor name, byte 19.</b> Read-only. Reset: Core::X86::Msr::ProcNameString_n2[CpuNameString3].
23:16	<b>ProcNameByte18: processor name, byte 18.</b> Read-only. Reset: Core::X86::Msr::ProcNameString_n2[CpuNameString2].
15:8	<b>ProcNameByte17: processor name, byte 17.</b> Read-only. Reset: Core::X86::Msr::ProcNameString_n2[CpuNameString1].
7:0	<b>ProcNameByte16: processor name, byte 16.</b> Read-only. Reset: Core::X86::Msr::ProcNameString_n2[CpuNameString0].

**CPUID\_Fn8000003\_EBX [Processor Name String Identifier (Bytes [23:20])] (ProcNameStr1Ebx)**

Read-only.	
Is an alias of Core::X86::Msr::ProcNameString_n2.	
Core::X86::Cpuid::ProcNameStr1Ebx_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn8000003_EBX	
Bits	Description
31:24	<b>ProcNameByte23: processor name, byte 23.</b> Read-only. Reset: Core::X86::Msr::ProcNameString_n2[CpuNameString7].
23:16	<b>ProcNameByte22: processor name, byte 22.</b> Read-only. Reset: Core::X86::Msr::ProcNameString_n2[CpuNameString6].
15:8	<b>ProcNameByte21: processor name, byte 21.</b> Read-only. Reset: Core::X86::Msr::ProcNameString_n2[CpuNameString5].
7:0	<b>ProcNameByte20: processor name, byte 20.</b> Read-only. Reset:

	Core::X86::Msr::ProcNameString_n2[CpuNameString4].
--	----------------------------------------------------

### CPUID\_Fn80000003\_ECX [Processor Name String Identifier (Bytes [27:24])] (ProcNameStr1Ecx)

Read-only.	
Is an alias of Core::X86::Msr::ProcNameString_n3.	
Core::X86::Cpuid::ProcNameStr1Ecx_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn80000003_ECX	
Bits	Description
31:24	<b>ProcNameByte27: processor name, byte 27.</b> Read-only. Reset: Core::X86::Msr::ProcNameString_n3[CpuNameString3].
23:16	<b>ProcNameByte26: processor name, byte 26.</b> Read-only. Reset: Core::X86::Msr::ProcNameString_n3[CpuNameString2].
15:8	<b>ProcNameByte25: processor name, byte 25.</b> Read-only. Reset: Core::X86::Msr::ProcNameString_n3[CpuNameString1].
7:0	<b>ProcNameByte24: processor name, byte 24.</b> Read-only. Reset: Core::X86::Msr::ProcNameString_n3[CpuNameString0].

### CPUID\_Fn80000003\_EDX [Processor Name String Identifier (Bytes [31:28])] (ProcNameStr1Edx)

Read-only.	
Is an alias of Core::X86::Msr::ProcNameString_n3.	
Core::X86::Cpuid::ProcNameStr1Edx_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn80000003_EDX	
Bits	Description
31:24	<b>ProcNameByte31: processor name, byte 31.</b> Read-only. Reset: Core::X86::Msr::ProcNameString_n3[CpuNameString7].
23:16	<b>ProcNameByte30: processor name, byte 30.</b> Read-only. Reset: Core::X86::Msr::ProcNameString_n3[CpuNameString6].
15:8	<b>ProcNameByte29: processor name, byte 29.</b> Read-only. Reset: Core::X86::Msr::ProcNameString_n3[CpuNameString5].
7:0	<b>ProcNameByte28: processor name, byte 28.</b> Read-only. Reset: Core::X86::Msr::ProcNameString_n3[CpuNameString4].

### CPUID\_Fn80000004\_EAX [Processor Name String Identifier (Bytes [35:32])] (ProcNameStr2Eax)

Read-only.	
Is an alias of Core::X86::Msr::ProcNameString_n4.	
Core::X86::Cpuid::ProcNameStr2Eax_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn80000004_EAX	
Bits	Description
31:24	<b>ProcNameByte35: processor name, byte 35.</b> Read-only. Reset: Core::X86::Msr::ProcNameString_n4[CpuNameString3].
23:16	<b>ProcNameByte34: processor name, byte 34.</b> Read-only. Reset: Core::X86::Msr::ProcNameString_n4[CpuNameString2].
15:8	<b>ProcNameByte33: processor name, byte 33.</b> Read-only. Reset: Core::X86::Msr::ProcNameString_n4[CpuNameString1].
7:0	<b>ProcNameByte32: processor name, byte 32.</b> Read-only. Reset: Core::X86::Msr::ProcNameString_n4[CpuNameString0].

### CPUID\_Fn80000004\_EBX [Processor Name String Identifier (Bytes [39:36])] (ProcNameStr2Ebx)

Read-only.	
Is an alias of Core::X86::Msr::ProcNameString_n4.	
Core::X86::Cpuid::ProcNameStr2Ebx_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn80000004_EBX	
Bits	Description
31:24	<b>ProcNameByte39: processor name, byte 39.</b> Read-only. Reset: Core::X86::Msr::ProcNameString_n4[CpuNameString7].
23:16	<b>ProcNameByte38: processor name, byte 38.</b> Read-only. Reset:

	Core::X86::Msr::ProcNameString_n4[CpuNameString6].
15:8	<b>ProcNameByte37: processor name, byte 37.</b> Read-only. Reset: Core::X86::Msr::ProcNameString_n4[CpuNameString5].
7:0	<b>ProcNameByte36: processor name, byte 36.</b> Read-only. Reset: Core::X86::Msr::ProcNameString_n4[CpuNameString4].

**CPUID\_Fn80000004\_ECX [Processor Name String Identifier (Bytes [43:40])] (ProcNameStr2Ecx)**

Read-only.	
Is an alias of Core::X86::Msr::ProcNameString_n5.	
Core::X86::Cpuid::ProcNameStr2Ecx_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn80000004_ECX	
Bits	Description
31:24	<b>ProcNameByte43: processor name, byte 43.</b> Read-only. Reset: Core::X86::Msr::ProcNameString_n5[CpuNameString3].
23:16	<b>ProcNameByte42: processor name, byte 42.</b> Read-only. Reset: Core::X86::Msr::ProcNameString_n5[CpuNameString2].
15:8	<b>ProcNameByte41: processor name, byte 41.</b> Read-only. Reset: Core::X86::Msr::ProcNameString_n5[CpuNameString1].
7:0	<b>ProcNameByte40: processor name, byte 40.</b> Read-only. Reset: Core::X86::Msr::ProcNameString_n5[CpuNameString0].

**CPUID\_Fn80000004\_EDX [Processor Name String Identifier (Bytes [47:44])] (ProcNameStr2Edx)**

Read-only.	
Is an alias of Core::X86::Msr::ProcNameString_n5.	
Core::X86::Cpuid::ProcNameStr2Edx_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn80000004_EDX	
Bits	Description
31:24	<b>ProcNameByte47: processor name, byte 47.</b> Read-only. Reset: Core::X86::Msr::ProcNameString_n5[CpuNameString7].
23:16	<b>ProcNameByte46: processor name, byte 46.</b> Read-only. Reset: Core::X86::Msr::ProcNameString_n5[CpuNameString6].
15:8	<b>ProcNameByte45: processor name, byte 45.</b> Read-only. Reset: Core::X86::Msr::ProcNameString_n5[CpuNameString5].
7:0	<b>ProcNameByte44: processor name, byte 44.</b> Read-only. Reset: Core::X86::Msr::ProcNameString_n5[CpuNameString4].

**CPUID\_Fn80000005\_EAX [L1 TLB 2M/4M Identifiers] (L1Tlb2M4M)**

Read-only. Reset: FF40_FF40h.	
This function provides the processor's first level cache and TLB characteristics for each core.	
Core::X86::Cpuid::L1Tlb2M4M_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn80000005_EAX	
Bits	Description
31:24	<b>L1DTlb2and4MAssoc: data TLB associativity for 2 MB and 4 MB pages.</b> Read-only. Reset: Fixed,FFh. See Core::X86::Cpuid::L1DcId[L1DcAssoc].
23:16	<b>L1DTlb2and4MSize: data TLB number of entries for 2 MB and 4 MB pages.</b> Read-only. Reset: Fixed,64. The value returned is for the number of entries available for the 2 MB page size; 4 MB pages require two 2 MB entries, so the number of entries available for the 4 MB page size is one-half the returned value.
15:8	<b>L1ITlb2and4MAssoc: instruction TLB associativity for 2 MB and 4 MB pages.</b> Read-only. Reset: Fixed,FFh. See Core::X86::Cpuid::L1DcId[L1DcAssoc].
7:0	<b>L1ITlb2and4MSize: instruction TLB number of entries for 2 MB and 4 MB pages.</b> Read-only. Reset: Fixed,64. The value returned is for the number of entries available for the 2 MB page size; 4 MB pages require two 2 MB entries, so the number of entries available for the 4 MB page size is one-half the returned value.

**CPUID\_Fn80000005\_EBX [L1 TLB 4K Identifiers] (L1Tlb4K)**

Read-only. Reset: FF40_FF40h.	
See Core::X86::Cpuid::L1Tlb2M4M.	
Core::X86::Cpuid::L1Tlb4K_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn80000005_EBX	
Bits	Description
31:24	<b>L1DTlb4KAssoc: data TLB associativity for 4 KB pages.</b> Read-only. Reset: Fixed,FFh. See Core::X86::Cpuid::L1DcId[L1DcAssoc].
23:16	<b>L1DTlb4KSize: data TLB number of entries for 4 KB pages.</b> Read-only. Reset: Fixed,64.
15:8	<b>L1ITlb4KAssoc: instruction TLB associativity for 4 KB pages.</b> Read-only. Reset: Fixed,FFh. See Core::X86::Cpuid::L1DcId[L1DcAssoc].
7:0	<b>L1ITlb4KSize: instruction TLB number of entries for 4 KB pages.</b> Read-only. Reset: Fixed,64.

**CPUID\_Fn80000005\_ECX [L1 Data Cache Identifiers] (L1DcId)**

Read-only. Reset: 2008_0140h.															
This function provides first level cache characteristics for each core.															
Core::X86::Cpuid::L1DcId_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn80000005_ECX															
Bits	Description														
31:24	<b>L1DcSize: L1 data cache size in KB.</b> Read-only. Reset: Fixed,32.														
23:16	<b>L1DcAssoc: L1 data cache associativity.</b> Read-only. Reset: Fixed,8. <b>ValidValues:</b>														
	<table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00h</td> <td>Reserved</td> </tr> <tr> <td>01h</td> <td>1 way (direct mapped)</td> </tr> <tr> <td>02h</td> <td>2 way</td> </tr> <tr> <td>03h</td> <td>3 way</td> </tr> <tr> <td>FEh-04h</td> <td>&lt;Value&gt; way</td> </tr> <tr> <td>FFh</td> <td>Fully associative</td> </tr> </tbody> </table>	Value	Description	00h	Reserved	01h	1 way (direct mapped)	02h	2 way	03h	3 way	FEh-04h	<Value> way	FFh	Fully associative
Value	Description														
00h	Reserved														
01h	1 way (direct mapped)														
02h	2 way														
03h	3 way														
FEh-04h	<Value> way														
FFh	Fully associative														
15:8	<b>L1DcLinesPerTag: L1 data cache lines per tag.</b> Read-only. Reset: Fixed,1.														
7:0	<b>L1DcLineSize: L1 data cache line size in bytes.</b> Read-only. Reset: Fixed,64.														

**CPUID\_Fn80000005\_EDX [L1 Instruction Cache Identifiers] (L1IcId)**

Read-only. Reset: 4004_0140h.																	
This function provides first level cache characteristics for each core.																	
Core::X86::Cpuid::L1IcId_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn80000005_EDX																	
Bits	Description																
31:24	<b>L1IcSize: L1 instruction cache size KB.</b> Read-only. Reset: Fixed,64.																
23:16	<b>L1IcAssoc: L1 instruction cache associativity.</b> Read-only. Reset: Fixed,4. <b>ValidValues:</b>																
	<table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00h</td> <td>Reserved</td> </tr> <tr> <td>01h</td> <td>1 way (direct mapped)</td> </tr> <tr> <td>02h</td> <td>2 way</td> </tr> <tr> <td>03h</td> <td>3 way</td> </tr> <tr> <td>04h</td> <td>4 way</td> </tr> <tr> <td>FEh-05h</td> <td>&lt;Value&gt; way</td> </tr> <tr> <td>FFh</td> <td>Fully associative</td> </tr> </tbody> </table>	Value	Description	00h	Reserved	01h	1 way (direct mapped)	02h	2 way	03h	3 way	04h	4 way	FEh-05h	<Value> way	FFh	Fully associative
Value	Description																
00h	Reserved																
01h	1 way (direct mapped)																
02h	2 way																
03h	3 way																
04h	4 way																
FEh-05h	<Value> way																
FFh	Fully associative																
15:8	<b>L1IcLinesPerTag: L1 instruction cache lines per tag.</b> Read-only. Reset: Fixed,1.																
7:0	<b>L1IcLineSize: L1 instruction cache line size in bytes.</b> Read-only. Reset: Fixed,64.																

**CPUID\_Fn80000006\_EAX [L2 TLB 2M/4M Identifiers] (L2Tlb2M4M)**

Read-only. Reset: X600_6400h.		
This function provides the processor's second level cache and TLB characteristics for each core.		
Core::X86::Cpuid::L2Tlb2M4M_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn80000006_EAX		
Bits	Description	
31:28	<b>L2DTlb2and4MAssoc: L2 data TLB associativity for 2 MB and 4 MB pages.</b> Read-only. Reset: Xh.	
	<b>ValidValues:</b>	
	<b>Value</b> <b>Description</b>	
	1h-0h	Reserved.
	2h	2 ways
	3h	3 ways
27:16	<b>L2DTlb2and4MSize: L2 data TLB number of entries for 2 MB and 4 MB pages.</b> Read-only. Reset: Fixed,1536. The value returned is for the number of entries available for the 2 MB page size; 4 MB pages require two 2 MB entries, so the number of entries available for the 4 MB page size is one-half the returned value.	
	<b>L2ITlb2and4MAssoc: L2 instruction TLB associativity for 2 MB and 4 MB pages.</b> Read-only. Reset: Fixed,6.	
	<b>ValidValues:</b>	
	<b>Value</b> <b>Description</b>	
	5h-0h	Reserved.
15:12	<b>L2ITlb2and4MSize: L2 instruction TLB number of entries for 2 MB and 4 MB pages.</b> Read-only. Reset: Fixed,1024. The value returned is for the number of entries available for the 2 MB page size; 4 MB pages require two 2 MB entries, so the number of entries available for the 4 MB page size is one-half the returned value.	
	<b>ValidValues:</b>	
	<b>Value</b> <b>Description</b>	
6h	8 ways	
7h-7h	Reserved.	

#### CPUID\_Fn80000006\_EBX [L2 TLB 4K Identifiers] (L2Tlb4K)

Read-only. Reset: X600_6400h.		
This function provides the processor's second level cache and TLB characteristics for each core.		
Core::X86::Cpuid::L2Tlb4K_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn80000006_EBX		
Bits	Description	
31:28	<b>L2DTlb4KAssoc: L2 data TLB associativity for 4 KB pages.</b> Read-only. Reset: Xh.	
	<b>ValidValues:</b>	
	<b>Value</b> <b>Description</b>	
	4h-0h	Reserved.
	5h	6 ways
	6h	8 ways
27:16	<b>L2DTlb4KSize: L2 data TLB number of entries for 4 KB pages.</b> Read-only. Reset: Fixed,1536.	
	<b>L2ITlb4KAssoc: L2 instruction TLB associativity for 4 KB pages.</b> Read-only. Reset: Fixed,6.	
	<b>ValidValues:</b>	
	<b>Value</b> <b>Description</b>	
	5h-0h	Reserved.
15:12	<b>L2ITlb4KSize: L2 instruction TLB number of entries for 4 KB pages.</b> Read-only. Reset: Fixed,1024.	
	<b>ValidValues:</b>	
	<b>Value</b> <b>Description</b>	
6h	8 ways	
7h-7h	Reserved.	

#### CPUID\_Fn80000006\_ECX [L2 Cache Identifiers] (L2CacheId)

Read-only. Reset: 0200_6140h.		
This function provides second level cache characteristics for each core.		
Core::X86::Cpuid::L2CacheId_three[1:0]_core[3:0]_thread[1:0]; CPUID_Fn80000006_ECX		
Bits	Description	
31:16	<b>L2Size: L2 cache size in KB.</b> Read-only. Reset: Fixed,0200h.	
	<b>ValidValues:</b>	
	<b>Value</b> <b>Description</b>	
	00FFh-0000h	Reserved.
	0100h	256 KB
	01FFh-0101h	Reserved.
	0200h	512 KB
	03FFh-0201h	Reserved.
	0400h	1 MB
	07FFh-0401h	Reserved.
	0800h	2 MB
	FFFFh-0801h	Reserved.
15:12	<b>L2Assoc: L2 cache associativity.</b> Read-only. Reset: Fixed,6.	
	<b>ValidValues:</b>	
	<b>Value</b> <b>Description</b>	
	0h	Disabled.
	1h	1 way (direct mapped)
	2h	2 ways
	3h	Reserved.
	4h	4 ways
	5h	Reserved.
	6h	8 ways
	7h	Reserved.
	8h	16 ways
	9h	Reserved.
	Ah	32 ways
	Bh	48 ways
	Ch	64 ways
Dh	96 ways	
Eh	128 ways	
Fh	Fully associative	
11:8	<b>L2LinesPerTag: L2 cache lines per tag.</b> Read-only. Reset: Fixed,1.	
7:0	<b>L2LineSize: L2 cache line size in bytes.</b> Read-only. Reset: Fixed,64.	

### CPUID\_Fn80000006\_EDX [L3 Cache Identifiers] (L3CacheId)

Read-only. Reset: 00XX_X140h.	
This function provides third level cache characteristics shared by all cores of a processor.	
Core::X86::Cpuid::L3CacheId_three[1:0]_core[3:0]_thread[1:0]; CPUID_Fn80000006_EDX	
Bits	Description
31:18	<b>L3Size: L3 cache size.</b> Read-only. Reset: Xh. The L3 cache size in 512 KB units.

<b>ValidValues:</b>	
<b>Value</b>	<b>Description</b>
0000h	Disabled.
0001h	0.5 MB
0002h	1 MB
0003h	[L3Size*0.5] MB
0004h	2 MB
0007h-0005h	[L3Size*0.5] MB
0008h	4 MB
000Fh-0009h	[L3Size*0.5] MB
0010h	8 MB
001Fh-0011h	[L3Size*0.5] MB
0020h	16 MB
003Fh-0021h	Reserved.
0040h	32 MB
007Fh-0041h	Reserved.
0080h	64 MB
3FFFh-0081h	Reserved.
17:16	Reserved.
15:12	<b>L3Assoc: L3 cache associativity.</b> Read-only. Reset: Xh.
<b>ValidValues:</b>	
<b>Value</b>	<b>Description</b>
7h-0h	Reserved.
8h	16 Ways for 1 L3 complex
9h	Reserved.
Ah	32 Ways for 2 L3 complexes
Bh	Reserved.
Ch	64 Ways for 4 L3 complexes
Fh-Dh	Reserved.
11:8	<b>L3LinesPerTag: L3 cache lines per tag.</b> Read-only. Reset: Fixed,1.
7:0	<b>L3LineSize: L3 cache line size in bytes.</b> Read-only. Reset: Fixed,64.

**CPUID\_Fn80000007\_EAX [Reserved] (ProcFeedbackCap)**

Read-only. Reset: 0000_0000h.	
Core::X86::Cpuid::ProcFeedbackCap_1three[1:0]_core[3:0]_thread[1:0]; CPUID_Fn80000007_EAX	
<b>Bits</b>	<b>Description</b>
31:0	Reserved. Read-only. Reset: Fixed,0.

**CPUID\_Fn80000007\_EBX [RAS Capabilities] (RasCap)**

Read-only. Reset: 0000_000Xh.	
Core::X86::Cpuid::RasCap_1three[1:0]_core[3:0]_thread[1:0]; CPUID_Fn80000007_EBX	
<b>Bits</b>	<b>Description</b>
31:4	Reserved.
3	<b>ScalableMca.</b> Read-only. Reset: Fixed,1. 0=Scalable MCA is not supported. 1=Scalable MCA is



	supported. See 3.1.2 [Machine Check Architecture Extensions] and MCA_CONFIG[McaX] for the respective bank.
2	<b>HWA: hardware assert supported.</b> Read-only. Reset: Fixed,0.
1	<b>SUCCOR: Software uncorrectable error containment and recovery capability.</b> Read-only. Reset: Xb. The processor supports software containment of uncorrectable errors through context synchronizing data poisoning and deferred error interrupts; MSR Core::X86::Msr::McaIntrCfg, MCA_STATUS[Deferred] and MCA_STATUS[Poison] exist.
0	<b>McaOverflowRecov: MCA overflow recovery support.</b> Read-only. Reset: Fixed,1. 0=MCA overflow conditions require software to shut down the system. 1=MCA overflow conditions (MCI_STATUS[Overflow] == 1) are not fatal; software may safely ignore such conditions. See 3.1 [Machine Check Architecture].

### CPUID\_Fn8000007\_ECX [Advanced Power Management Information] (ApmInfoEcx)

Read-only. Reset: 0000_0000h.	
Core::X86::Cpuid::ApmInfoEcx_1three[1:0]_core[3:0]_thread[1:0]; CPUID_Fn8000007_ECX	
Bits	Description
31:0	<b>CmpUnitPwrSampleTimeRatio.</b> Read-only. Reset: Fixed,0000_0000h.

### CPUID\_Fn8000007\_EDX [Advanced Power Management Information] (ApmInfoEdx)

Read-only. Reset: 0000_6X89h.	
This function provides advanced power management feature identifiers.	
Core::X86::Cpuid::ApmInfoEdx_1three[1:0]_core[3:0]_thread[1:0]; CPUID_Fn8000007_EDX	
Bits	Description
31:15	Reserved.
14	<b>RAPL: running average power limit.</b> Read-only. Reset: Fixed,1.
13	<b>ConnectedStandby: Connected Standby.</b> Read-only. Reset: Fixed,1.
12	<b>ApmPwrReporting: APM power reporting.</b> Read-only. Reset: Fixed,0.
11	<b>ProcFeedbackInterface: processor feedback interface.</b> Read-only. Reset: Fixed,0. 1=Indicates support for processor feedback interface; Core::X86::Cpuid::ProcFeedbackCap.
10	<b>EffFreqRO: read-only effective frequency interface.</b> Read-only. Reset: Fixed,1. Indicates presence of Core::X86::Msr::MPerfReadOnly and Core::X86::Msr::APerfReadOnly.
9	<b>CPB: core performance boost.</b> Read-only. Reset: Xb. 1=Indicates presence of Core::X86::Msr::HWCR[CpbDis] and support for core performance boost.
8	<b>TscInvariant: TSC invariant.</b> Read-only. Reset: Fixed,1. The TSC rate is invariant.
7	<b>HwPstate: hardware P-state control.</b> Read-only. Reset: Fixed,1. Core::X86::Msr::PStateCurLim, Core::X86::Msr::PStateCtl and Core::X86::Msr::PStateStat exist.
6	<b>OneHundredMHzSteps: 100 MHz multiplier Control.</b> Read-only. Reset: Fixed,0.
5:4	Reserved.
3	<b>TTP: THERMTRIP.</b> Read-only. Reset: Fixed,1.
2	<b>VID: Voltage ID control.</b> Read-only. Reset: Fixed,0. Function replaced by HwPstate.
1	<b>FID: Frequency ID control.</b> Read-only. Reset: Fixed,0. Function replaced by HwPstate.
0	<b>TS: Temperature sensor.</b> Read-only. Reset: Fixed,1.

### CPUID\_Fn8000008\_EAX [Long Mode Address Size Identifiers] (LongModeInfo)

Read-only. Reset: 0000_3030h.	
This provides information about the maximum physical and linear address width supported by the processor.	
Core::X86::Cpuid::LongModeInfo_1three[1:0]_core[3:0]_thread[1:0]; CPUID_Fn8000008_EAX	
Bits	Description
31:24	Reserved.
23:16	<b>GuestPhysAddrSize: maximum guest physical byte address size in bits.</b> Read-only. Reset: Fixed,0. <b>ValidValues:</b>

	Value	Description
	0	The maximum guest physical address size defined by PhysAddrSize
	1	Reserved.
15:8	<b>LinAddrSize: Maximum linear byte address size in bits.</b> Read-only. Reset: Fixed,30h.	
7:0	<b>PhysAddrSize: Maximum physical byte address size in bits.</b> Read-only. Reset: Fixed,30h.	

#### CPUID\_Fn80000008\_EBX [Extended Feature Extensions ID EBX] (FeatureExtIdEbx)

Read-only. Reset: 0000_0007h.	
Core::X86::CpuId::FeatureExtIdEbx_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn80000008_EBX	
Bits	Description
31:3	Reserved.
2	<b>XSaveErPtr.</b> Read-only. Reset: Fixed,1. 1=FXSAVE, XSAVE, FXSAVEOPT, XSAVEC, XSAVES always save error pointers and FXRSTOR, XRSTOR, XRSTORS always restore error pointers is supported.
1	<b>IRPerf: instructions retired count support.</b> Read-only. Reset: Fixed,1. 1=Core::X86::Msr::IRPerfReadOnly supported.
0	<b>CLZERO: Clear Zero Instruction.</b> Read-only. Reset: Fixed,1. CLZERO instruction zero's out the 64 byte cache line specified in RAX. Note: CLZERO instruction operations are cache-line aligned and RAX[5:0] is ignored.

#### CPUID\_Fn80000008\_ECX [Size Identifiers] (SizeId)

Read-only. Reset: 0000_X0XXh.													
This provides information about the number of threads supported by the processor.													
Core::X86::CpuId::SizeId_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn80000008_ECX													
Bits	Description												
31:18	Reserved.												
17:16	<b>PerfTscSize: performance time-stamp counter size.</b> Read-only. Reset: Fixed,00b.												
15:12	<b>ApicIdCoreIdSize: APIC ID size.</b> Read-only. Reset: Xh. The number of bits in the initial Core::X86::Apic::ApicId[ApicId] value that indicate thread ID within a package.												
<b>ValidValues:</b>													
	<table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>3h-0h</td> <td>Reserved.</td> </tr> <tr> <td>4h</td> <td>1 Die, up to 16 threads.</td> </tr> <tr> <td>5h</td> <td>2 Die, up to 32 threads.</td> </tr> <tr> <td>6h</td> <td>3, 4 Die, up to 64 threads.</td> </tr> <tr> <td>Fh-7h</td> <td>Reserved.</td> </tr> </tbody> </table>	Value	Description	3h-0h	Reserved.	4h	1 Die, up to 16 threads.	5h	2 Die, up to 32 threads.	6h	3, 4 Die, up to 64 threads.	Fh-7h	Reserved.
Value	Description												
3h-0h	Reserved.												
4h	1 Die, up to 16 threads.												
5h	2 Die, up to 32 threads.												
6h	3, 4 Die, up to 64 threads.												
Fh-7h	Reserved.												
11:8	Reserved.												
7:0	<b>NC: number of threads - 1.</b> Read-only. Reset: XXh. The number of threads in the package is NC+1 (eg., if NC=0, then there is one thread).												

#### CPUID\_Fn8000000A\_EAX [SVM Revision and Feature Identification] (SvmRevFeatIdEax)

Read-only. Reset: 0000_0001h.	
This provides SVM revision. If (Core::X86::CpuId::FeatureExtIdEcX[SVM] == 0) then Core::X86::CpuId::SvmRevFeatIdEax is reserved.	
Core::X86::CpuId::SvmRevFeatIdEax_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn8000000A_EAX	
Bits	Description
31:8	Reserved.
7:0	<b>SvmRev: SVM revision.</b> Read-only. Reset: Fixed,01h.

#### CPUID\_Fn8000000A\_EBX [SVM Revision and Feature Identification] (SvmRevFeatIdEbx)

Read-only, Volatile. Reset: 0000_8000h.	
-----------------------------------------	--

This provides SVM revision and feature information. If (Core::X86::CpuId::FeatureExtIdEcX[SVM] == 0) then Core::X86::CpuId::SvmRevFeatIdEbx is reserved.	
Core::X86::CpuId::SvmRevFeatIdEbx_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn800000A_EBX	
Bits	Description
31:0	<b>NASID: number of address space identifiers (ASID).</b> Read-only, Volatile. Reset: 0000_8000h.

### CPUID\_Fn800000A\_EDX [SVM Revision and Feature Identification] (SvmRevFeatIdEdx)

Read-only. Reset: 0001_B4FFh.	
This provides SVM feature information. If (Core::X86::CpuId::FeatureExtIdEcX[SVM] == 0) then Core::X86::CpuId::SvmRevFeatIdEdx is reserved.	
Core::X86::CpuId::SvmRevFeatIdEdx_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn800000A_EDX	
Bits	Description
31:17	Reserved.
16	<b>vGIF: virtualized GIF.</b> Read-only. Reset: Fixed,1.
15	<b>V_VMSAVE_VMLOAD: virtualized VMLOAD and VMSAVE.</b> Read-only. Reset: Fixed,1.
14	Reserved.
13	<b>AVIC: AMD virtual interrupt controller.</b> Read-only. Reset: Fixed,1. 1=Support indicated for SVM mode virtualized interrupt controller; Indicates support for Core::X86::Msr::AvicDoorbell.
12	<b>PauseFilterThreshold: PAUSE filter threshold.</b> Read-only. Reset: Fixed,1.
11	Reserved.
10	<b>PauseFilter: pause intercept filter.</b> Read-only. Reset: Fixed,1.
9:8	Reserved.
7	<b>DecodeAssists: decode assists.</b> Read-only. Reset: Fixed,1.
6	<b>FlushByAsid: flush by ASID.</b> Read-only. Reset: Fixed,1.
5	<b>VmcbClean: VMCB clean bits.</b> Read-only. Reset: Fixed,1.
4	<b>TscRateMsr: MSR based TSC rate control.</b> Read-only. Reset: Fixed,1. 1=Indicates support for TSC ratio Core::X86::Msr::TscRateMsr.
3	<b>NRIPS: NRIP Save.</b> Read-only. Reset: Fixed,1.
2	<b>SVML: SVM lock.</b> Read-only. Reset: Fixed,1.
1	<b>LbrVirt: LBR virtualization.</b> Read-only. Reset: Fixed,1.
0	<b>NP: nested paging.</b> Read-only. Reset: Fixed,1.

### CPUID\_Fn8000019\_EAX [L1 TLB 1G Identifiers] (L1Tlb1G)

Read-only. Reset: F040_F040h.	
This function provides first level TLB characteristics for 1GB pages.	
Core::X86::CpuId::L1Tlb1G_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn8000019_EAX	
Bits	Description
31:28	<b>L1DTlb1GAssoc: L1 data TLB associativity for 1 GB pages.</b> Read-only. Reset: Fixed,Fh. See Core::X86::CpuId::L2CacheId[L2Assoc].
27:16	<b>L1DTlb1GSize: L1 data TLB number of entries for 1 GB pages.</b> Read-only. Reset: Fixed,64.
15:12	<b>L1ITlb1GAssoc: L1 instruction TLB associativity for 1 GB pages.</b> Read-only. Reset: Fixed,Fh. See Core::X86::CpuId::L2CacheId[L2Assoc].
11:0	<b>L1ITlb1GSize: L1 instruction TLB number of entries for 1 GB pages.</b> Read-only. Reset: Fixed,64.

### CPUID\_Fn8000019\_EBX [L2 TLB 1G Identifiers] (L2Tlb1G)

Read-only. Reset: 0000_0000h.	
This provides 1 GB paging information. The associativity fields are defined by Core::X86::CpuId::L2Tlb2M4M, Core::X86::CpuId::L2Tlb4K, Core::X86::CpuId::L2CacheId and Core::X86::CpuId::L3CacheId.	
Core::X86::CpuId::L2Tlb1G_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn8000019_EBX	
Bits	Description
31:28	<b>L2DTlb1GAssoc: L2 data TLB associativity for 1 GB pages.</b> Read-only. Reset: Fixed,0. See

	Core::X86::Cpuid::L2CacheId[L2Assoc].
27:16	<b>L2DTlb1GSize: L2 data TLB number of entries for 1 GB pages.</b> Read-only. Reset: Fixed,0.
15:12	<b>L2ITlb1GAssoc: L2 instruction TLB associativity for 1 GB pages.</b> Read-only. Reset: Fixed,0. See Core::X86::Cpuid::L2CacheId[L2Assoc].
11:0	<b>L2ITlb1GSize: L2 instruction TLB number of entries for 1 GB pages.</b> Read-only. Reset: Fixed,0.

### CPUID\_Fn8000001A\_EAX [Performance Optimization Identifiers] (PerfOptId)

Read-only. Reset: 0000\_0003h.

This function returns performance related information. For more details on how to use these bits to optimize software, see the optimization guide.

Core::X86::Cpuid::PerfOptId\_lthree[1:0]\_core[3:0]\_thread[1:0]; CPUID\_Fn8000001A\_EAX

Bits	Description
31:3	Reserved.
2	<b>FP256:</b> Read-only. Reset: Fixed,0.
1	<b>MOVU:</b> Read-only. Reset: Fixed,1.
0	<b>FP128:</b> Read-only. Reset: Fixed,1.

### CPUID\_Fn8000001B\_EAX [Instruction Based Sampling Identifiers] (IbsIdEax)

Read-only. Reset: 0000\_03FFh.

This function returns IBS feature information.

Core::X86::Cpuid::IbsIdEax\_lthree[1:0]\_core[3:0]\_thread[1:0]; CPUID\_Fn8000001B\_EAX

Bits	Description
31:11	Reserved.
10	<b>IbsOpData4: IBS op data 4 MSR supported.</b> Read-only. Reset: Fixed,0.
9	<b>IbsFetchCtlExtD: IBS fetch control extended MSR supported.</b> Read-only. Reset: Fixed,1. Indicates support for Core::X86::Msr::IC_IBS_EXTD_CTL.
8	<b>OpBrnFuse: fused branch micro-op indication supported.</b> Read-only. Reset: Fixed,1. Indicates support for Core::X86::Msr::IBS_OP_DATA[IbsOpBrnFuse].
7	<b>RipInvalidChk: invalid RIP indication supported.</b> Read-only. Reset: Fixed,1. Indicates support for Core::X86::Msr::IBS_OP_DATA[IbsRipInvalid].
6	<b>OpCntExt: IbsOpCurCnt and IbsOpMaxCnt extend by 7 bits.</b> Read-only. Reset: Fixed,1. Indicates support for Core::X86::Msr::IBS_OP_CTL[IbsOpCurCnt[26:20],IbsOpMaxCnt[26:20]].
5	<b>BrnTrgt: branch target address reporting supported.</b> Read-only. Reset: Fixed,1.
4	<b>OpCnt: op counting mode supported.</b> Read-only. Reset: Fixed,1.
3	<b>RdWrOpCnt: read write of op counter supported.</b> Read-only. Reset: Fixed,1.
2	<b>OpSam: IBS execution sampling supported.</b> Read-only. Reset: Fixed,1.
1	<b>FetchSam: IBS fetch sampling supported.</b> Read-only. Reset: Fixed,1.
0	<b>IBSFFV: IBS feature flags valid.</b> Read-only. Reset: Fixed,1.

### CPUID\_Fn8000001D\_EAX\_x00 [Cache Properties (DC)] (CachePropEax0)

Core::X86::Cpuid::CachePropEax0 reports topology information for the DC.

If (Core::X86::Cpuid::FeatureExtIdEcX[TopologyExtensions] == 0) then CPUID Fn8000001D\_E[D,C,B,A]X are reserved.

Core::X86::Cpuid::CachePropEax0\_lthree[1:0]\_core[3:0]\_thread[1:0]; CPUID\_Fn8000001D\_EAX\_x00

Bits	Description
31:26	Reserved.
25:14	<b>NumSharingCache: number of logical processors sharing cache.</b> Read-only. Reset: XXXh. The number of logical processors sharing this cache is NumSharingCache+1.
13:10	Reserved.
9	<b>FullyAssociative: fully associative cache.</b> Read-only. Reset: Fixed,0. 1=Cache is fully associative.
8	<b>SelfInitialization: cache is self-initializing.</b> Read-only. Reset: Fixed,1. 1=Cache is self initializing;

	cache does not need software initialization.												
7:5	<b>CacheLevel: cache level.</b> Read-only. Reset: Fixed,001b. Identifies the cache level.												
	<b>ValidValues:</b>												
	<table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>000b</td> <td>Reserved.</td> </tr> <tr> <td>001b</td> <td>Level 1</td> </tr> <tr> <td>010b</td> <td>Level 2</td> </tr> <tr> <td>011b</td> <td>Level 3</td> </tr> <tr> <td>111b-100b</td> <td>Reserved.</td> </tr> </tbody> </table>	Value	Description	000b	Reserved.	001b	Level 1	010b	Level 2	011b	Level 3	111b-100b	Reserved.
Value	Description												
000b	Reserved.												
001b	Level 1												
010b	Level 2												
011b	Level 3												
111b-100b	Reserved.												
4:0	<b>CacheType: cache type.</b> Read-only. Reset: Fixed,01h. Identifies the type of cache.												
	<b>ValidValues:</b>												
	<table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00h</td> <td>Null; no more caches.</td> </tr> <tr> <td>01h</td> <td>Data cache.</td> </tr> <tr> <td>02h</td> <td>Instruction cache.</td> </tr> <tr> <td>03h</td> <td>Unified cache.</td> </tr> <tr> <td>1Fh-04h</td> <td>Reserved.</td> </tr> </tbody> </table>	Value	Description	00h	Null; no more caches.	01h	Data cache.	02h	Instruction cache.	03h	Unified cache.	1Fh-04h	Reserved.
Value	Description												
00h	Null; no more caches.												
01h	Data cache.												
02h	Instruction cache.												
03h	Unified cache.												
1Fh-04h	Reserved.												

**CPUID\_Fn8000001D\_EAX\_x01 [Cache Properties (IC)] (CachePropEax1)**

Read-only. Reset: 0XXX\_X122h.

Core::X86::Cpuid::CachePropEax1 reports topology information for the IC. See

Core::X86::Cpuid::CachePropEax0.

Core::X86::Cpuid::CachePropEax1\_lthree[1:0]\_core[3:0]\_thread[1:0]; CPUID\_Fn8000001D\_EAX\_x01

Bits	Description
31:26	Reserved.
25:14	<b>NumSharingCache: number of logical processors sharing cache.</b> Read-only. Reset: XXXh. See Core::X86::Cpuid::CachePropEax0[NumSharingCache].
13:10	Reserved.
9	<b>FullyAssociative: fully associative cache.</b> Read-only. Reset: Fixed,0. See Core::X86::Cpuid::CachePropEax0[FullyAssociative].
8	<b>SelfInitialization: cache is self-initializing.</b> Read-only. Reset: Fixed,1. See Core::X86::Cpuid::CachePropEax0[SelfInitialization].
7:5	<b>CacheLevel: cache level.</b> Read-only. Reset: Fixed,001b. Identifies the cache level. See Core::X86::Cpuid::CachePropEax0[CacheLevel].
4:0	<b>CacheType: cache type.</b> Read-only. Reset: Fixed,02h. See Core::X86::Cpuid::CachePropEax0[CacheType].

**CPUID\_Fn8000001D\_EAX\_x02 [Cache Properties (L2)] (CachePropEax2)**

Read-only. Reset: 0XXX\_X143h.

Core::X86::Cpuid::CachePropEax2 reports topology information for the L2. See

Core::X86::Cpuid::CachePropEax0.

Core::X86::Cpuid::CachePropEax2\_lthree[1:0]\_core[3:0]\_thread[1:0]; CPUID\_Fn8000001D\_EAX\_x02

Bits	Description
31:26	Reserved.
25:14	<b>NumSharingCache: number of logical processors sharing cache.</b> Read-only. Reset: XXXh. See Core::X86::Cpuid::CachePropEax0[NumSharingCache].
13:10	Reserved.
9	<b>FullyAssociative: fully associative cache.</b> Read-only. Reset: Fixed,0. See Core::X86::Cpuid::CachePropEax0[FullyAssociative].
8	<b>SelfInitialization: cache is self-initializing.</b> Read-only. Reset: Fixed,1.

	Core::X86::Cpuid::CachePropEax0[SelfInitialization].
7:5	<b>CacheLevel: cache level.</b> Read-only. Reset: Fixed,010b. Identifies the cache level. Core::X86::Cpuid::CachePropEax0[CacheLevel].
4:0	<b>CacheType: cache type.</b> Read-only. Reset: Fixed,03h. Core::X86::Cpuid::CachePropEax0[CacheType].

**CPUID\_Fn8000001D\_EAX\_x03 [Cache Properties (L3)] (CachePropEax3)**

Read-only. Reset: 0XXX_X163h.	
Core::X86::Cpuid::CachePropEax3 reports topology information for the L3.	
Core::X86::Cpuid::CachePropEax3_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn8000001D_EAX_x03	
Bits	Description
31:26	Reserved.
25:14	<b>NumSharingCache: number of logical processors sharing cache.</b> Read-only. Reset: XXXh. The number of logical processors sharing this cache is NumSharingCache+1.
13:10	Reserved.
9	<b>FullyAssociative: fully associative cache.</b> Read-only. Reset: Fixed,0. Core::X86::Cpuid::CachePropEax0[FullyAssociative].
8	<b>SelfInitialization: cache is self-initializing.</b> Read-only. Reset: Fixed,1. Core::X86::Cpuid::CachePropEax0[SelfInitialization].
7:5	<b>CacheLevel: cache level.</b> Read-only. Reset: Fixed,011b. Identifies the cache level. Core::X86::Cpuid::CachePropEax0[CacheLevel].
4:0	<b>CacheType: cache type.</b> Read-only. Reset: Fixed,03h. Core::X86::Cpuid::CachePropEax0[CacheType].

**CPUID\_Fn8000001D\_EAX\_x04 [Cache Properties Null] (CachePropEax4)**

Read-only. Reset: 0000_0000h.	
Core::X86::Cpuid::CachePropEax4 reports done/null. See Core::X86::Cpuid::CachePropEax0.	
Core::X86::Cpuid::CachePropEax4_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn8000001D_EAX_x04	
Bits	Description
31:5	Reserved.
4:0	<b>CacheType: cache type.</b> Read-only. Reset: Fixed,00h. Core::X86::Cpuid::CachePropEax0[CacheType].

**CPUID\_Fn8000001D\_EBX\_x00 [Cache Properties (DC)] (CachePropEbx0)**

Read-only. Reset: 01C0_003Fh.	
Core::X86::Cpuid::CachePropEbx0 reports topology information for the DC. See Core::X86::Cpuid::CachePropEax0.	
Core::X86::Cpuid::CachePropEbx0_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn8000001D_EBX_x00	
Bits	Description
31:22	<b>CacheNumWays: cache number of ways.</b> Read-only. Reset: Fixed,007h. Cache number of ways is CacheNumWays + 1.
21:12	<b>CachePhysPartitions: cache physical line partitions.</b> Read-only. Reset: Fixed,000h. Cache partitions is CachePhysPartitions + 1.
11:0	<b>CacheLineSize: cache line size in bytes.</b> Read-only. Reset: Fixed,03Fh. Cache line size in bytes is CacheLineSize + 1.

**CPUID\_Fn8000001D\_EBX\_x01 [Cache Properties (IC)] (CachePropEbx1)**

Read-only. Reset: 00C0_003Fh.	
Core::X86::Cpuid::CachePropEbx1 reports topology information for the IC. See Core::X86::Cpuid::CachePropEax0.	
Core::X86::Cpuid::CachePropEbx1_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn8000001D_EBX_x01	
Bits	Description
31:22	<b>CacheNumWays: cache number of ways.</b> Read-only. Reset: Fixed,003h. Core::X86::Cpuid::CachePropEbx0[CacheNumWays].
21:12	<b>CachePhysPartitions: cache physical line partitions.</b> Read-only. Reset: Fixed,000h.

	Core::X86::Cpuid::CachePropEbx0[CachePhysPartitions].
11:0	<b>CacheLineSize: cache line size in bytes.</b> Read-only. Reset: 03Fh. Core::X86::Cpuid::CachePropEbx0[CacheLineSize].

**CPUID\_Fn800001D\_EBX\_x02 [Cache Properties (L2)] (CachePropEbx2)**

Read-only. Reset: 01C0_003Fh.	
Core::X86::Cpuid::CachePropEbx2 reports topology information for the L2. See Core::X86::Cpuid::CachePropEax0.	
Core::X86::Cpuid::CachePropEbx2_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn800001D_EBX_x02	
Bits	Description
31:22	<b>CacheNumWays: cache number of ways.</b> Read-only. Reset: Fixed,007h. See Core::X86::Cpuid::CachePropEbx0[CacheNumWays].
21:12	<b>CachePhysPartitions: cache physical line partitions.</b> Read-only. Reset: Fixed,000h. See Core::X86::Cpuid::CachePropEbx0[CachePhysPartitions].
11:0	<b>CacheLineSize: cache line size in bytes.</b> Read-only. Reset: Fixed,03Fh. See Core::X86::Cpuid::CachePropEbx0[CacheLineSize].

**CPUID\_Fn800001D\_EBX\_x03 [Cache Properties (L3)] (CachePropEbx3)**

Read-only. Reset: 03C0_003Fh.	
Core::X86::Cpuid::CachePropEbx3 reports topology information for the L3. See Core::X86::Cpuid::CachePropEax0.	
Core::X86::Cpuid::CachePropEbx3_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn800001D_EBX_x03	
Bits	Description
31:22	<b>CacheNumWays: cache number of ways.</b> Read-only. Reset: Fixed,00Fh. See Core::X86::Cpuid::CachePropEbx0[CacheNumWays].
21:12	<b>CachePhysPartitions: cache physical line partitions.</b> Read-only. Reset: Fixed,000h. See Core::X86::Cpuid::CachePropEbx0[CachePhysPartitions].
11:0	<b>CacheLineSize: cache line size in bytes.</b> Read-only. Reset: Fixed,03Fh. See Core::X86::Cpuid::CachePropEbx0[CacheLineSize].

**CPUID\_Fn800001D\_EBX\_x04 [Cache Properties Null] (CachePropEbx4)**

Read-only. Reset: 0000_0000h.	
Core::X86::Cpuid::CachePropEbx4 reports done/null. See Core::X86::Cpuid::CachePropEax0.	
Core::X86::Cpuid::CachePropEbx4_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn800001D_EBX_x04	
Bits	Description
31:0	Reserved. Read-only. Reset: Fixed,0000_0000h.

**CPUID\_Fn800001D\_ECX\_x00 [Cache Properties (DC)] (CachePropEc0)**

Read-only. Reset: 0000_003Fh.	
Core::X86::Cpuid::CachePropEc0 reports topology information for the DC. See Core::X86::Cpuid::CachePropEax0.	
Core::X86::Cpuid::CachePropEc0_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn800001D_ECX_x00	
Bits	Description
31:0	<b>CacheNumSets: cache number of sets.</b> Read-only. Reset: Fixed,0000_003Fh. Cache number of sets is CacheNumSets+1.

**CPUID\_Fn800001D\_ECX\_x01 [Cache Properties (IC)] (CachePropEc1)**

Read-only. Reset: 0000_00FFh.	
Core::X86::Cpuid::CachePropEc1 reports topology information for the IC. See Core::X86::Cpuid::CachePropEax0.	
Core::X86::Cpuid::CachePropEc1_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn800001D_ECX_x01	
Bits	Description

31:0	<b>CacheNumSets: cache number of sets.</b> Read-only. Reset: Fixed,0000_00FFh. See Core::X86::Cpuid::CachePropEc0[CacheNumSets].
------	----------------------------------------------------------------------------------------------------------------------------------

**CPUID\_Fn8000001D\_ECX\_x02 [Cache Properties (L2)] (CachePropEc2)**

Read-only. Reset: 0000\_03FFh.

Core::X86::Cpuid::CachePropEc2 reports topology information for the L2. See Core::X86::Cpuid::CachePropEax0.

Core::X86::Cpuid::CachePropEc2\_lthree[1:0]\_core[3:0]\_thread[1:0]; CPUID\_Fn8000001D\_ECX\_x02

Bits	Description
31:0	<b>CacheNumSets: cache number of sets.</b> Read-only. Reset: Fixed,0000_03FFh. See Core::X86::Cpuid::CachePropEc0[CacheNumSets].

**CPUID\_Fn8000001D\_ECX\_x03 [Cache Properties (L3)] (CachePropEc3)**

Read-only. Reset: 0000\_1FFFh.

Core::X86::Cpuid::CachePropEc3 reports topology information for the L3.

Core::X86::Cpuid::CachePropEc3\_lthree[1:0]\_core[3:0]\_thread[1:0]; CPUID\_Fn8000001D\_ECX\_x03

Bits	Description
31:0	<b>CacheNumSets: cache number of sets.</b> Read-only. Reset: 0000_1FFFh. See Core::X86::Cpuid::CachePropEc0[CacheNumSets].
<b>ValidValues:</b>	
<b>Value</b>	<b>Description</b>
0000_0FFE h- 0000_0000 h	Reserved.
0000_0FFF h	4096 L3 Cache Sets.
0000_1FFE h- 0000_1000 h	Reserved.
0000_1FFF h	8192 L3 Cache Sets.
FFFF_FFF Fh- 0000_2000 h	Reserved.

**CPUID\_Fn8000001D\_ECX\_x04 [Cache Properties Null] (CachePropEc4)**

Read-only. Reset: 0000\_0000h.

Core::X86::Cpuid::CachePropEax3 reports done/null. See Core::X86::Cpuid::CachePropEax0.

Core::X86::Cpuid::CachePropEc4\_lthree[1:0]\_core[3:0]\_thread[1:0]; CPUID\_Fn8000001D\_ECX\_x04

Bits	Description
31:0	<b>CacheNumSets: cache number of sets.</b> Read-only. Reset: Fixed,0000_0000h.

**CPUID\_Fn8000001D\_EDX\_x00 [Cache Properties (DC)] (CachePropEdx0)**

Read-only. Reset: 0000\_0000h.

Core::X86::Cpuid::CachePropEdx0 reports topology information for the DC. See Core::X86::Cpuid::CachePropEax0.

Core::X86::Cpuid::CachePropEdx0\_lthree[1:0]\_core[3:0]\_thread[1:0]; CPUID\_Fn8000001D\_EDX\_x00

Bits	Description
31:2	Reserved.



1	<b>CacheInclusive: cache inclusive.</b> Read-only. Reset: Fixed,0. 0=Cache is not inclusive of lower cache levels. 1=Cache is inclusive of lower cache levels.
0	<b>WBINVD: Write-Back Invalidate/Invalidate.</b> Read-only. Reset: Fixed,0. 0=WBINVD/INVD invalidates all lower level caches of non-originating cores sharing this cache. 1=WBINVD/INVD not ensured to invalidate all lower level caches of non-originating cores sharing this cache.

**CPUID\_Fn800001D\_EDX\_x01 [Cache Properties (IC)] (CachePropEdx1)**

Read-only. Reset: 0000_0000h.	
Core::X86::Cpuid::CachePropEdx1 reports topology information for the IC. See Core::X86::Cpuid::CachePropEax0.	
Core::X86::Cpuid::CachePropEdx1_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn800001D_EDX_x01	
Bits	Description
31:2	Reserved.
1	<b>CacheInclusive: cache inclusive.</b> Read-only. Reset: Fixed,0. See Core::X86::Cpuid::CachePropEdx0[CacheInclusive].
0	<b>WBINVD: Write-Back Invalidate/Invalidate.</b> Read-only. Reset: Fixed,0. 0=WBINVD/INVD invalidates all lower level caches of non-originating cores sharing this cache. 1=WBINVD/INVD not guaranteed to invalidate all lower level caches of non-originating cores sharing this cache. See Core::X86::Cpuid::CachePropEdx0[WBINVD].

**CPUID\_Fn800001D\_EDX\_x02 [Cache Properties (L2)] (CachePropEdx2)**

Read-only. Reset: 0000_0002h.	
Core::X86::Cpuid::CachePropEdx2 reports topology information for the L2. See Core::X86::Cpuid::CachePropEax0.	
Core::X86::Cpuid::CachePropEdx2_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn800001D_EDX_x02	
Bits	Description
31:2	Reserved.
1	<b>CacheInclusive: cache inclusive.</b> Read-only. Reset: Fixed,1. See Core::X86::Cpuid::CachePropEdx0[CacheInclusive].
0	<b>WBINVD: Write-Back Invalidate/Invalidate.</b> Read-only. Reset: Fixed,0. 0=WBINVD/INVD invalidates all lower level caches of non-originating cores sharing this cache. 1=WBINVD/INVD not guaranteed to invalidate all lower level caches of non-originating cores sharing this cache.

**CPUID\_Fn800001D\_EDX\_x03 [Cache Properties (L3)] (CachePropEdx3)**

Read-only. Reset: 0000_0001h.	
Core::X86::Cpuid::CachePropEdx3 reports reports topology information for the L3. See Core::X86::Cpuid::CachePropEax0.	
Core::X86::Cpuid::CachePropEdx3_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn800001D_EDX_x03	
Bits	Description
31:2	Reserved.
1	<b>CacheInclusive: cache inclusive.</b> Read-only. Reset: Fixed,0. See Core::X86::Cpuid::CachePropEdx0[CacheInclusive].
0	<b>WBINVD: Write-Back Invalidate/Invalidate.</b> Read-only. Reset: Fixed,1. 0=WBINVD/INVD invalidates all lower level caches of non-originating cores sharing this cache. 1=WBINVD/INVD not guaranteed to invalidate all lower level caches of non-originating cores sharing this cache.

**CPUID\_Fn800001D\_EDX\_x04 [Cache Properties Null] (CachePropEdx4)**

Read-only. Reset: 0000_0000h.	
Core::X86::Cpuid::CachePropEax3 reports done/null. See Core::X86::Cpuid::CachePropEax0.	
Core::X86::Cpuid::CachePropEdx4_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn800001D_EDX_x04	
Bits	Description
31:0	Reserved. Read-only. Reset: Fixed,0.

**CPUID\_Fn8000001E\_EAX [Extended APIC ID] (ExtApicId)**

Read-only.	
If Core::X86::Cpuid::FeatureExtIdEcX[TopologyExtensions] == 0 then CPUID Fn8000001E_E[D,C,B,A]X are reserved. If (Core::X86::Msr::APIC_BAR[ApicEn] == 0) then Core::X86::Cpuid::ExtApicId[ExtendedApicId] is reserved.	
Core::X86::Cpuid::ExtApicId_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn8000001E_EAX	
Bits	Description
31:0	<b>ExtendedApicId: extended APIC ID.</b> Read-only. See 2.1.10.2.1.3 [ApicId Enumeration Requirements]. Reset: !Core::X86::Msr::APIC_BAR[ApicEn] ? Fixed,0000_0000h : Core::X86::Apic::ApicId[31:0].

**CPUID\_Fn8000001E\_EBX [Core Identifiers] (CoreId)**

Read-only. Reset: 0000_XXXXh.	
See Core::X86::Cpuid::ExtApicId.	
Core::X86::Cpuid::CoreId_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn8000001E_EBX	
Bits	Description
31:16	Reserved.
15:8	<b>ThreadsPerCore: threads per core.</b> Read-only. Reset: XXh. The number of threads per core is ThreadsPerCore+1.
7:0	<b>CoreId: core ID.</b> Read-only. Reset: XXh.

**CPUID\_Fn8000001E\_ECX [Node Identifiers] (NodeId)**

Read-only. Reset: 0000_0XXXh.													
Core::X86::Cpuid::NodeId_lthree[1:0]_core[3:0]_thread[1:0]; CPUID_Fn8000001E_ECX													
Bits	Description												
31:11	Reserved.												
10:8	<b>NodesPerProcessor: Node per processor.</b> Read-only. Reset: XXXb. <b>ValidValues:</b>												
	<table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>000b</td> <td>1 node per processor.</td> </tr> <tr> <td>001b</td> <td>2 nodes per processor.</td> </tr> <tr> <td>010b</td> <td>Reserved.</td> </tr> <tr> <td>011b</td> <td>4 nodes per processor.</td> </tr> <tr> <td>111b-100b</td> <td>Reserved.</td> </tr> </tbody> </table>	Value	Description	000b	1 node per processor.	001b	2 nodes per processor.	010b	Reserved.	011b	4 nodes per processor.	111b-100b	Reserved.
Value	Description												
000b	1 node per processor.												
001b	2 nodes per processor.												
010b	Reserved.												
011b	4 nodes per processor.												
111b-100b	Reserved.												
7:0	<b>NodeId: Node ID.</b> Read-only. Reset: XXh.												

**2.1.12 MSR Registers****2.1.12.1 MSRs - MSR0000\_xxxx**

See 1.3.3 [Register Mnemonics] for a description of the register naming convention. MSRs are accessed through x86 WRMSR and RDMSR instructions.

**MSR0000\_0010 [Time Stamp Counter] (TSC)**

Read-write, Volatile. Reset: 0000_0000_0000_0000h.	
Core::X86::Msr::TSC_lthree[1:0]_core[3:0]_thread[1:0]; MSR00000010	
Bits	Description
63:0	<b>TSC: time stamp counter.</b> Read-write, Volatile. Reset: 0. The TSC increments at the P0 frequency. The TSC counts at the same rate in all P-states, all C states, S0, or S1. A read of this MSR in guest mode is affected by Core::X86::Msr::TscRateMsr. The value (TSC/TSCRatio) is the TSC P0 frequency based

	value (as if TSCRatio == 1.0) when (TSCRatio != 1.0).
--	-------------------------------------------------------

**MSR0000\_001B [APIC Base Address] (APIC\_BAR)**

Reset: 0000_0000_FEE0_0X00h.	
Core::X86::Msr::APIC_BAR_lthree[1:0]_core[3:0]_thread[1:0]; MSR0000001B	
Bits	Description
63:48	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.
47:12	<b>ApicBar[47:12]: APIC base address register.</b> Read-write. Reset: 0000FEE00h. Specifies the base address, physical address [47:12], for the APICXX register set in xAPIC mode. See 2.1.10.2.1.2 [APIC Register Space].
11	<b>ApicEn: APIC enable.</b> Read-write. Reset: 0. 0=Disable Local Apic. 1=Local APIC is enabled in xAPIC mode. See 2.1.10.2.1.2 [APIC Register Space].
10	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.
9	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.
8	<b>BSC: boot strap core.</b> Read-write, Volatile. Reset: Xb. 0=The core is not the boot core of the BSP. 1=The core is the boot core of the BSP.
7:0	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.

**MSR0000\_002A [Cluster ID] (EBL\_CR\_POWERON)**

Reset: 0000_0000_0000_0000h.	
Writes to this register result in a GP fault with error code 0.	
Core::X86::Msr::EBL_CR_POWERON_lthree[1:0]_core[3:0]_thread[1:0]; MSR0000002A	
Bits	Description
63:18	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.
17:16	<b>ClusterID.</b> Read,Error-on-write. Reset: 00b. The field does not affect hardware.
15:0	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.

**MSR0000\_00E7 [Max Performance Frequency Clock Count] (MPERF)**

Read-write, Volatile. Reset: 0000_0000_0000_0000h.	
Core::X86::Msr::MPERF_lthree[1:0]_core[3:0]_thread[1:0]; MSR000000E7	
Bits	Description
63:0	<b>MPERF: maximum core clocks counter.</b> Read-write, Volatile. Reset: 0. Incremented by hardware at the P0 frequency while the core is in C0. This register does not increment when the core is in the stop-grant state. In combination with Core::X86::Msr::APERF, this is used to determine the effective frequency of the core. A read of this MSR in guest mode is affected by Core::X86::Msr::TscRateMsr. This field uses software P-state numbering. See Core::X86::Msr::HWCR[EffFreqCntMwait], 2.1.4 [Effective Frequency]

**MSR0000\_00E8 [Actual Performance Frequency Clock Count] (APERF)**

Read-write, Volatile. Reset: 0000_0000_0000_0000h.	
Core::X86::Msr::APERF_lthree[1:0]_core[3:0]_thread[1:0]; MSR000000E8	
Bits	Description
63:0	<b>APERF: actual core clocks counter.</b> Read-write, Volatile. Reset: 0. This register increments in proportion to the actual number of core clocks cycles while the core is in C0. The register does not increment when the core is in the stop-grant state. See Core::X86::Msr::MPERF.

**MSR0000\_00FE [MTRR Capabilities] (MTRRcap)**

Read, Error-on-write. Reset: 0000_0000_0000_0508h.	
Core::X86::Msr::MTRRcap_lthree[1:0]_core[3:0]; MSR000000FE	
Bits	Description
63:11	Reserved.
10	<b>MtrrCapWc: write-combining memory type.</b> Read, Error-on-write. Reset: 1. 1=The write combining

	memory type is supported.
9	Reserved.
8	<b>MtrrCapFix: fixed range register.</b> Read,Error-on-write. Reset: 1. 1=Fixed MTRRs are supported.
7:0	<b>MtrrCapVCnt: variable range registers count.</b> Read,Error-on-write. Reset: 08h. Specifies the number of variable MTRRs supported.

**MSR0000\_0174 [SYSENTER CS] (SYSENTER\_CS)**

Read-write. Reset: 0000\_0000\_0000\_0000h.

Core::X86::Msr::SYSENTER\_CS\_lthree[1:0]\_core[3:0]\_thread[1:0]; MSR00000174

Bits	Description
63:16	Reserved.
15:0	<b>SysEnterCS: SYSENTER target CS.</b> Read-write. Reset: 0. Holds the called procedure code segment.

**MSR0000\_0175 [SYSENTER ESP] (SYSENTER\_ESP)**

Read-write. Reset: 0000\_0000\_0000\_0000h.

Core::X86::Msr::SYSENTER\_ESP\_lthree[1:0]\_core[3:0]\_thread[1:0]; MSR00000175

Bits	Description
63:32	Reserved.
31:0	<b>SysEnterESP: SYSENTER target SP.</b> Read-write. Reset: 0. Holds the called procedure stack pointer.

**MSR0000\_0176 [SYSENTER EIP] (SYSENTER\_EIP)**

Read-write. Reset: 0000\_0000\_0000\_0000h.

Core::X86::Msr::SYSENTER\_EIP\_lthree[1:0]\_core[3:0]\_thread[1:0]; MSR00000176

Bits	Description
63:32	Reserved.
31:0	<b>SysEnterEIP: SYSENTER target IP.</b> Read-write. Reset: 0. Holds the called procedure instruction pointer.

**MSR0000\_0179 [Global Machine Check Capabilities] (MCG\_CAP)**

Reset: 0000\_0000\_0000\_010Xh.

Core::X86::Msr::MCG\_CAP\_lthree[1:0]\_core[3:0]\_thread[1:0]; MSR00000179

Bits	Description
63:9	Reserved.
8	<b>McgCtlP: MCG_CTL register present.</b> Read-only,Error-on-write. Reset: Fixed,1. 1=The machine check control registers (MCI_CTL) are present. See 3.1 [Machine Check Architecture].
7:0	<b>Count.</b> Read-only,Error-on-write,Volatile. Reset: XXb. Indicates the number of error reporting banks visible to each core.

**MSR0000\_017A [Global Machine Check Status] (MCG\_STAT)**

Read-write, Volatile. Reset: 0000\_0000\_0000\_0000h.

See 3.1 [Machine Check Architecture].

Core::X86::Msr::MCG\_STAT\_lthree[1:0]\_core[3:0]\_thread[1:0]; MSR0000017A

Bits	Description
63:3	Reserved.
2	<b>MCIP: machine check in progress.</b> Read-write, Volatile. Reset: 0. 1=A machine check is in progress. Machine check progress.
1	<b>EIPV: error instruction pointer valid.</b> Read-write, Volatile. Reset: 0. 1=The instruction pointer that was pushed onto the stack by the machine check mechanism references the instruction that caused the machine check error.
0	<b>RIPV: restart instruction pointer valid.</b> Read-write, Volatile. Reset: 0. 0=The interrupt was not precise and/or the process (task) context may be corrupt; continued operation of this process may not be possible without intervention, however system processing or other processes may be able to continue

	with appropriate software clean up. 1=Program execution can be reliably restarted at the EIP address on the stack.
--	--------------------------------------------------------------------------------------------------------------------

**MSR0000\_017B [Global Machine Check Exception Reporting Control] (MCG\_CTL)**

Read-write. Reset: 0000\_0000\_0000\_0000h.

This register controls enablement of the individual error reporting banks; see 3.1 [Machine Check Architecture]. When a machine check register bank is not enabled in MCG\_CTL, errors for that bank are not logged or reported, and actions enabled through the MCA are not taken; each MCI\_CTL register identifies which errors are still corrected when MCG\_CTL[i] is disabled.

Core::X86::Msr::MCG\_CTL\_lthree[1:0]\_core[3:0]\_thread[1:0]; MSR0000017B

Bits	Description
63:23	Reserved.
22:0	<b>MCnEn.</b> Read-write. Reset: 0. 1=The MC0 machine check register bank is enabled.

**MSR0000\_01D9 [Debug Control] (DBG\_CTL\_MSR)**

Reset: 0000\_0000\_0000\_0000h.

Core::X86::Msr::DBG\_CTL\_MSR\_lthree[1:0]\_core[3:0]\_thread[1:0]; MSR000001D9

Bits	Description
63:7	Reserved.
6	Reserved. Read-only, Error-on-write-1. Reset: Fixed, 0.
5:2	<b>PB: performance monitor pin control.</b> Read-write. Reset: 0. This field does not control any hardware.
1	<b>BTF.</b> Read-write. Reset: 0. 1=Enable branch single step.
0	<b>LBR.</b> Read-write. Reset: 0. 1=Enable last branch record.

**MSR0000\_01DB [Last Branch From IP] (BR\_FROM)**

Read, Error-on-write, Volatile. Reset: 0000\_0000\_0000\_0000h.

Core::X86::Msr::BR\_FROM\_lthree[1:0]\_core[3:0]\_thread[1:0]; MSR000001DB

Bits	Description
63:0	<b>LastBranchFromIP.</b> Read, Error-on-write, Volatile. Reset: 0. Loaded with the segment offset of the branch instruction.

**MSR0000\_01DC [Last Branch To IP] (BR\_TO)**

Read, Error-on-write, Volatile. Reset: 0000\_0000\_0000\_0000h.

Core::X86::Msr::BR\_TO\_lthree[1:0]\_core[3:0]\_thread[1:0]; MSR000001DC

Bits	Description
63:0	<b>LastBranchToIP.</b> Read, Error-on-write, Volatile. Reset: 0. Holds the target RIP of the last branch that occurred before an exception or interrupt.

**MSR0000\_01DD [Last Exception From IP] (LastExcpFromIp)**

Read, Error-on-write, Volatile. Reset: 0000\_0000\_0000\_0000h.

Core::X86::Msr::LastExcpFromIp\_lthree[1:0]\_core[3:0]\_thread[1:0]; MSR000001DD

Bits	Description
63:0	<b>LastIntFromIP.</b> Read, Error-on-write, Volatile. Reset: 0. Holds the source RIP of the last branch that occurred before the exception or interrupt.

**MSR0000\_01DE [Last Exception To IP] (LastExcpToIp)**

Read, Error-on-write, Volatile. Reset: 0000\_0000\_0000\_0000h.

Core::X86::Msr::LastExcpToIp\_lthree[1:0]\_core[3:0]\_thread[1:0]; MSR000001DE

Bits	Description
63:0	<b>LastIntToIP.</b> Read, Error-on-write, Volatile. Reset: 0. Holds the target RIP of the last branch that occurred before the exception or interrupt.

**MSR0000\_0200 [Variable-Size MTRRs Base] (MtrrVarBase)**

Reset: 0000\_XXXX\_XXXX\_X00Xh.

Each MTRR (Core::X86::Msr::MtrrVarBase, Core::X86::Msr::MtrrVar\_64K through Core::X86::Msr::MtrrVarFix\_4K\_7, or Core::X86::Msr::MTRRdefType) specifies a physical address range and a corresponding memory type (MemType) associated with that range. Setting the memory type to an unsupported value results in a #GP.

The variable-size MTRRs come in pairs of base and mask registers (MSR0000\_0200 and MSR0000\_0201 are the first pair, etc.). Variables MTRRs are enabled through Core::X86::Msr::MTRRdefType[MtrrDefTypeEn]. A core access--with address CPUAddr--is determined to be within the address range of a variable-size MTRR if the following equation is true:  
 $CPUAddr[47:12] \& PhyMask[47:12] == PhyBase[47:12] \& PhyMask[47:12]$ .

For example, if the variable MTRR spans 256 KB and starts at the 1 MB address the PhyBase would be set to 000100000h and the PhyMask to FFFFC0000h (with zeros filling in for bits[11:0]). This results in a range from 000100000h to 00013FFFFh.

Core::X86::Msr::MtrrVarBase\_lthree[1:0]\_core[3:0]\_n[7:0]; MSR0000\_020[E,C,A,8,6,4,2,0]

Bits	Description
63:48	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.
47:12	<b>PhyBase: base address.</b> Read-write. Reset: XXXXXXXXXXh.
11:3	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.
2:0	<b>MemType: memory type.</b> Read-write. Reset: XXXb. Address range from 00000h to 0FFFFh.
<b>ValidValues:</b>	
<b>Value</b>	<b>Description</b>
0h	UC or uncacheable.
1h	WC or write combining.
2h	Reserved.
3h	Reserved.
4h	WT or write through.
5h	WP or write protect.
6h	WB or write back.
7h	Reserved.

**MSR0000\_0201 [Variable-Size MTRRs Mask] (MtrrVarMask)**

Reset: 0000\_XXXX\_XXXX\_XX00h.

Core::X86::Msr::MtrrVarMask\_lthree[1:0]\_core[3:0]\_n[7:0]; MSR0000\_020[F,D,B,9,7,5,3,1]

Bits	Description
63:48	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.
47:12	<b>PhyMask: address mask.</b> Read-write. Reset: XXXXXXXXXXh.
11	<b>Valid: valid.</b> Read-write. Reset: Xb. 1=The variable-size MTRR pair is enabled.
10:0	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.

**MSR0000\_0250 [Fixed-Size MTRRs] (MtrrVar\_64K)**

See Core::X86::Msr::MtrrVarBase for general MTRR information. Fixed MTRRs are enabled through Core::X86::Msr::MTRRdefType[MtrrDefTypeFixEn,MtrrDefTypeEn]. For addresses below 1MB, the appropriate Fixed MTRRs override the default access destination. Each fixed MTRR includes two bits, RdDram and WrDram, that determine the destination based on the access type. Writing reserved MemType values causes an error-on-write.

Core::X86::Msr::MtrrVar\_64K\_lthree[1:0]\_core[3:0]\_nSIZE64K; MSR00000250

Bits	Description
63:61	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.
60	<b>RdDram_64K_70000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read

	accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
59	<b>WrDram_64K_70000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
58:56	<b>MemType_64K_70000: memory type.</b> Read-write. Reset: XXXb. <b>ValidValues:</b>																		
	<table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UC or uncacheable.</td> </tr> <tr> <td>1h</td> <td>WC or write combining.</td> </tr> <tr> <td>2h</td> <td>Reserved.</td> </tr> <tr> <td>3h</td> <td>Reserved.</td> </tr> <tr> <td>4h</td> <td>WT or write through.</td> </tr> <tr> <td>5h</td> <td>WP or write protect.</td> </tr> <tr> <td>6h</td> <td>WB or write back.</td> </tr> <tr> <td>7h</td> <td>Reserved.</td> </tr> </tbody> </table>	Value	Description	0h	UC or uncacheable.	1h	WC or write combining.	2h	Reserved.	3h	Reserved.	4h	WT or write through.	5h	WP or write protect.	6h	WB or write back.	7h	Reserved.
Value	Description																		
0h	UC or uncacheable.																		
1h	WC or write combining.																		
2h	Reserved.																		
3h	Reserved.																		
4h	WT or write through.																		
5h	WP or write protect.																		
6h	WB or write back.																		
7h	Reserved.																		
55:53	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.																		
52	<b>RdDram_64K_60000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
51	<b>WrDram_64K_60000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
50:48	<b>MemType_64K_60000: memory type.</b> Read-write. Reset: XXXb. <b>ValidValues:</b>																		
	<table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UC or uncacheable.</td> </tr> <tr> <td>1h</td> <td>WC or write combining.</td> </tr> <tr> <td>2h</td> <td>Reserved.</td> </tr> <tr> <td>3h</td> <td>Reserved.</td> </tr> <tr> <td>4h</td> <td>WT or write through.</td> </tr> <tr> <td>5h</td> <td>WP or write protect.</td> </tr> <tr> <td>6h</td> <td>WB or write back.</td> </tr> <tr> <td>7h</td> <td>Reserved.</td> </tr> </tbody> </table>	Value	Description	0h	UC or uncacheable.	1h	WC or write combining.	2h	Reserved.	3h	Reserved.	4h	WT or write through.	5h	WP or write protect.	6h	WB or write back.	7h	Reserved.
Value	Description																		
0h	UC or uncacheable.																		
1h	WC or write combining.																		
2h	Reserved.																		
3h	Reserved.																		
4h	WT or write through.																		
5h	WP or write protect.																		
6h	WB or write back.																		
7h	Reserved.																		
47:45	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.																		
44	<b>RdDram_64K_50000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
43	<b>WrDram_64K_50000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
42:40	<b>MemType_64K_50000: memory type.</b> Read-write. Reset: XXXb. <b>ValidValues:</b>																		

Value	Description																		
0h	UC or uncacheable.																		
1h	WC or write combining.																		
2h	Reserved.																		
3h	Reserved.																		
4h	WT or write through.																		
5h	WP or write protect.																		
6h	WB or write back.																		
7h	Reserved.																		
39:37	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.																		
36	<b>RdDram_64K_40000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
35	<b>WrDram_64K_40000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
34:32	<b>MemType_64K_40000: memory type.</b> Read-write. Reset: XXXb. <b>ValidValues:</b>																		
	<table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UC or uncacheable.</td> </tr> <tr> <td>1h</td> <td>WC or write combining.</td> </tr> <tr> <td>2h</td> <td>Reserved.</td> </tr> <tr> <td>3h</td> <td>Reserved.</td> </tr> <tr> <td>4h</td> <td>WT or write through.</td> </tr> <tr> <td>5h</td> <td>WP or write protect.</td> </tr> <tr> <td>6h</td> <td>WB or write back.</td> </tr> <tr> <td>7h</td> <td>Reserved.</td> </tr> </tbody> </table>	Value	Description	0h	UC or uncacheable.	1h	WC or write combining.	2h	Reserved.	3h	Reserved.	4h	WT or write through.	5h	WP or write protect.	6h	WB or write back.	7h	Reserved.
Value	Description																		
0h	UC or uncacheable.																		
1h	WC or write combining.																		
2h	Reserved.																		
3h	Reserved.																		
4h	WT or write through.																		
5h	WP or write protect.																		
6h	WB or write back.																		
7h	Reserved.																		
31:29	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.																		
28	<b>RdDram_64K_30000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
27	<b>WrDram_64K_30000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
26:24	<b>MemType_64K_30000: memory type.</b> Read-write. Reset: XXXb. <b>ValidValues:</b>																		
	<table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UC or uncacheable.</td> </tr> <tr> <td>1h</td> <td>WC or write combining.</td> </tr> <tr> <td>2h</td> <td>Reserved.</td> </tr> <tr> <td>3h</td> <td>Reserved.</td> </tr> <tr> <td>4h</td> <td>WT or write through.</td> </tr> <tr> <td>5h</td> <td>WP or write protect.</td> </tr> <tr> <td>6h</td> <td>WB or write back.</td> </tr> <tr> <td>7h</td> <td>Reserved.</td> </tr> </tbody> </table>	Value	Description	0h	UC or uncacheable.	1h	WC or write combining.	2h	Reserved.	3h	Reserved.	4h	WT or write through.	5h	WP or write protect.	6h	WB or write back.	7h	Reserved.
Value	Description																		
0h	UC or uncacheable.																		
1h	WC or write combining.																		
2h	Reserved.																		
3h	Reserved.																		
4h	WT or write through.																		
5h	WP or write protect.																		
6h	WB or write back.																		
7h	Reserved.																		



23:21	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.	
20	<b>RdDram_64K_20000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM.	
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.	
19	<b>WrDram_64K_20000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM.	
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.	
18:16	<b>MemType_64K_20000: memory type.</b> Read-write. Reset: XXXb.	
	<b>ValidValues:</b>	
	<b>Value</b> <b>Description</b>	
	0h	UC or uncacheable.
	1h	WC or write combining.
	2h	Reserved.
	3h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
7h	Reserved.	
15:13	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.	
12	<b>RdDram_64K_10000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM.	
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.	
11	<b>WrDram_64K_10000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM.	
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.	
10:8	<b>MemType_64K_10000: memory type.</b> Read-write. Reset: XXXb.	
	<b>ValidValues:</b>	
	<b>Value</b> <b>Description</b>	
	0h	UC or uncacheable.
	1h	WC or write combining.
	2h	Reserved.
	3h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
7h	Reserved.	
7:5	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.	
4	<b>RdDram_64K_00000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM. Address range from 00000h to 0FFFFh. Core::X86::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks reads of the stored value.	
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.	
3	<b>WrDram_64K_00000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM. Address range from 00000h to 0FFFFh. Core::X86::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks reads of the stored value.	
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1.	

	Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
2:0	<b>MemType_64K_0000: memory type.</b> Read-write. Reset: XXXb. Address range from 00000h to 0FFFFh.																		
	<b>ValidValues:</b>																		
	<table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UC or uncacheable.</td> </tr> <tr> <td>1h</td> <td>WC or write combining.</td> </tr> <tr> <td>2h</td> <td>Reserved.</td> </tr> <tr> <td>3h</td> <td>Reserved.</td> </tr> <tr> <td>4h</td> <td>WT or write through.</td> </tr> <tr> <td>5h</td> <td>WP or write protect.</td> </tr> <tr> <td>6h</td> <td>WB or write back.</td> </tr> <tr> <td>7h</td> <td>Reserved.</td> </tr> </tbody> </table>	Value	Description	0h	UC or uncacheable.	1h	WC or write combining.	2h	Reserved.	3h	Reserved.	4h	WT or write through.	5h	WP or write protect.	6h	WB or write back.	7h	Reserved.
Value	Description																		
0h	UC or uncacheable.																		
1h	WC or write combining.																		
2h	Reserved.																		
3h	Reserved.																		
4h	WT or write through.																		
5h	WP or write protect.																		
6h	WB or write back.																		
7h	Reserved.																		

**MSR0000\_0258 [Fixed-Size MTRRs] (MtrrVarFix\_16K\_0)**

See Core::X86::Msr::MtrrVarBase for general MTRR information. Fixed MTRRs are enabled through Core::X86::Msr::MTRRdefType[MtrrDefTypeFixEn,MtrrDefTypeEn]. For addresses below 1MB, the appropriate Fixed MTRRs override the default access destination. Each fixed MTRR includes two bits, RdDram and WrDram, that determine the destination based on the access type. Writing reserved MemType values causes an error-on-write.

Core::X86::Msr::MtrrVarFix\_16K\_0\_lthree[1:0]\_core[3:0]\_nSIZE16K0; MSR00000258

Bits	Description																		
63:61	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.																		
60	<b>RdDram_16K_9C000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
59	<b>WrDram_16K_9C000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
58:56	<b>MemType_16K_9C000: memory type.</b> Read-write. Reset: XXXb.																		
	<b>ValidValues:</b>																		
	<table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UC or uncacheable.</td> </tr> <tr> <td>1h</td> <td>WC or write combining.</td> </tr> <tr> <td>2h</td> <td>Reserved.</td> </tr> <tr> <td>3h</td> <td>Reserved.</td> </tr> <tr> <td>4h</td> <td>WT or write through.</td> </tr> <tr> <td>5h</td> <td>WP or write protect.</td> </tr> <tr> <td>6h</td> <td>WB or write back.</td> </tr> <tr> <td>7h</td> <td>Reserved.</td> </tr> </tbody> </table>	Value	Description	0h	UC or uncacheable.	1h	WC or write combining.	2h	Reserved.	3h	Reserved.	4h	WT or write through.	5h	WP or write protect.	6h	WB or write back.	7h	Reserved.
Value	Description																		
0h	UC or uncacheable.																		
1h	WC or write combining.																		
2h	Reserved.																		
3h	Reserved.																		
4h	WT or write through.																		
5h	WP or write protect.																		
6h	WB or write back.																		
7h	Reserved.																		
55:53	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.																		
52	<b>RdDram_16K_98000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
51	<b>WrDram_16K_98000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1.																		

	Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
50:48	<p><b>MemType_16K_98000: memory type.</b> Read-write. Reset: XXXb.</p> <p><b>ValidValues:</b></p> <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UC or uncacheable.</td> </tr> <tr> <td>1h</td> <td>WC or write combining.</td> </tr> <tr> <td>2h</td> <td>Reserved.</td> </tr> <tr> <td>3h</td> <td>Reserved.</td> </tr> <tr> <td>4h</td> <td>WT or write through.</td> </tr> <tr> <td>5h</td> <td>WP or write protect.</td> </tr> <tr> <td>6h</td> <td>WB or write back.</td> </tr> <tr> <td>7h</td> <td>Reserved.</td> </tr> </tbody> </table>	Value	Description	0h	UC or uncacheable.	1h	WC or write combining.	2h	Reserved.	3h	Reserved.	4h	WT or write through.	5h	WP or write protect.	6h	WB or write back.	7h	Reserved.
Value	Description																		
0h	UC or uncacheable.																		
1h	WC or write combining.																		
2h	Reserved.																		
3h	Reserved.																		
4h	WT or write through.																		
5h	WP or write protect.																		
6h	WB or write back.																		
7h	Reserved.																		
47:45	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.																		
44	<p><b>RdDram_16K_94000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM.</p> <p>AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.</p>																		
43	<p><b>WrDram_16K_94000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM.</p> <p>AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.</p>																		
42:40	<p><b>MemType_16K_94000: memory type.</b> Read-write. Reset: XXXb.</p> <p><b>ValidValues:</b></p> <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UC or uncacheable.</td> </tr> <tr> <td>1h</td> <td>WC or write combining.</td> </tr> <tr> <td>2h</td> <td>Reserved.</td> </tr> <tr> <td>3h</td> <td>Reserved.</td> </tr> <tr> <td>4h</td> <td>WT or write through.</td> </tr> <tr> <td>5h</td> <td>WP or write protect.</td> </tr> <tr> <td>6h</td> <td>WB or write back.</td> </tr> <tr> <td>7h</td> <td>Reserved.</td> </tr> </tbody> </table>	Value	Description	0h	UC or uncacheable.	1h	WC or write combining.	2h	Reserved.	3h	Reserved.	4h	WT or write through.	5h	WP or write protect.	6h	WB or write back.	7h	Reserved.
Value	Description																		
0h	UC or uncacheable.																		
1h	WC or write combining.																		
2h	Reserved.																		
3h	Reserved.																		
4h	WT or write through.																		
5h	WP or write protect.																		
6h	WB or write back.																		
7h	Reserved.																		
39:37	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.																		
36	<p><b>RdDram_16K_90000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM.</p> <p>AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.</p>																		
35	<p><b>WrDram_16K_90000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM.</p> <p>AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.</p>																		
34:32	<p><b>MemType_16K_90000: memory type.</b> Read-write. Reset: XXXb.</p> <p><b>ValidValues:</b></p> <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UC or uncacheable.</td> </tr> <tr> <td>1h</td> <td>WC or write combining.</td> </tr> <tr> <td>2h</td> <td>Reserved.</td> </tr> <tr> <td>3h</td> <td>Reserved.</td> </tr> <tr> <td>4h</td> <td>WT or write through.</td> </tr> </tbody> </table>	Value	Description	0h	UC or uncacheable.	1h	WC or write combining.	2h	Reserved.	3h	Reserved.	4h	WT or write through.						
Value	Description																		
0h	UC or uncacheable.																		
1h	WC or write combining.																		
2h	Reserved.																		
3h	Reserved.																		
4h	WT or write through.																		

	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
31:29	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.	
28	<b>RdDram_16K_8C000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.	
27	<b>WrDram_16K_8C000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.	
26:24	<b>MemType_16K_8C000: memory type.</b> Read-write. Reset: XXXb.	
	<b>ValidValues:</b>	
	<b>Value</b>	<b>Description</b>
	0h	UC or uncacheable.
	1h	WC or write combining.
	2h	Reserved.
	3h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
23:21	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.	
20	<b>RdDram_16K_88000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.	
19	<b>WrDram_16K_88000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.	
18:16	<b>MemType_16K_88000: memory type.</b> Read-write. Reset: XXXb.	
	<b>ValidValues:</b>	
	<b>Value</b>	<b>Description</b>
	0h	UC or uncacheable.
	1h	WC or write combining.
	2h	Reserved.
	3h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
15:13	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.	
12	<b>RdDram_16K_84000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.	
11	<b>WrDram_16K_84000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write	

	accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
10:8	<b>MemType_16K_84000: memory type.</b> Read-write. Reset: XXXb. <b>ValidValues:</b>																		
	<table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UC or uncacheable.</td> </tr> <tr> <td>1h</td> <td>WC or write combining.</td> </tr> <tr> <td>2h</td> <td>Reserved.</td> </tr> <tr> <td>3h</td> <td>Reserved.</td> </tr> <tr> <td>4h</td> <td>WT or write through.</td> </tr> <tr> <td>5h</td> <td>WP or write protect.</td> </tr> <tr> <td>6h</td> <td>WB or write back.</td> </tr> <tr> <td>7h</td> <td>Reserved.</td> </tr> </tbody> </table>	Value	Description	0h	UC or uncacheable.	1h	WC or write combining.	2h	Reserved.	3h	Reserved.	4h	WT or write through.	5h	WP or write protect.	6h	WB or write back.	7h	Reserved.
Value	Description																		
0h	UC or uncacheable.																		
1h	WC or write combining.																		
2h	Reserved.																		
3h	Reserved.																		
4h	WT or write through.																		
5h	WP or write protect.																		
6h	WB or write back.																		
7h	Reserved.																		
7:5	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.																		
4	<b>RdDram_16K_80000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM. Address range from 80000h to 83FFFh. Core::X86::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks reads of the stored value. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
3	<b>WrDram_16K_80000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM. Address range from 80000h to 83FFFh. Core::X86::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks reads of the stored value. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
2:0	<b>MemType_16K_80000: memory type.</b> Read-write. Reset: XXXb. Address range from 80000h to 83FFFh. <b>ValidValues:</b>																		
	<table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UC or uncacheable.</td> </tr> <tr> <td>1h</td> <td>WC or write combining.</td> </tr> <tr> <td>2h</td> <td>Reserved.</td> </tr> <tr> <td>3h</td> <td>Reserved.</td> </tr> <tr> <td>4h</td> <td>WT or write through.</td> </tr> <tr> <td>5h</td> <td>WP or write protect.</td> </tr> <tr> <td>6h</td> <td>WB or write back.</td> </tr> <tr> <td>7h</td> <td>Reserved.</td> </tr> </tbody> </table>	Value	Description	0h	UC or uncacheable.	1h	WC or write combining.	2h	Reserved.	3h	Reserved.	4h	WT or write through.	5h	WP or write protect.	6h	WB or write back.	7h	Reserved.
Value	Description																		
0h	UC or uncacheable.																		
1h	WC or write combining.																		
2h	Reserved.																		
3h	Reserved.																		
4h	WT or write through.																		
5h	WP or write protect.																		
6h	WB or write back.																		
7h	Reserved.																		

### MSR0000\_0259 [Fixed-Size MTRRs] (MtrrVarFix\_16K\_1)

See Core::X86::Msr::MtrrVarBase for general MTRR information. Fixed MTRRs are enabled through Core::X86::Msr::MTRRdefType[MtrrDefTypeFixEn,MtrrDefTypeEn]. For addresses below 1MB, the appropriate Fixed MTRRs override the default access destination. Each fixed MTRR includes two bits, RdDram and WrDram, that determine the destination based on the access type. Writing reserved MemType values causes an error-on-write.

Core::X86::Msr::MtrrVarFix\_16K\_1\_three[1:0]\_core[3:0]\_nSIZE16K1; MSR00000259

Bits	Description
63:61	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.
60	<b>RdDram_16K_BC000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1.

	Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
59	<p><b>WrDram_16K_BC000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM.</p> <p>AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.</p>																		
58:56	<p><b>MemType_16K_BC000: memory type.</b> Read-write. Reset: XXXb.</p> <p><b>ValidValues:</b></p> <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UC or uncacheable.</td> </tr> <tr> <td>1h</td> <td>WC or write combining.</td> </tr> <tr> <td>2h</td> <td>Reserved.</td> </tr> <tr> <td>3h</td> <td>Reserved.</td> </tr> <tr> <td>4h</td> <td>WT or write through.</td> </tr> <tr> <td>5h</td> <td>WP or write protect.</td> </tr> <tr> <td>6h</td> <td>WB or write back.</td> </tr> <tr> <td>7h</td> <td>Reserved.</td> </tr> </tbody> </table>	Value	Description	0h	UC or uncacheable.	1h	WC or write combining.	2h	Reserved.	3h	Reserved.	4h	WT or write through.	5h	WP or write protect.	6h	WB or write back.	7h	Reserved.
Value	Description																		
0h	UC or uncacheable.																		
1h	WC or write combining.																		
2h	Reserved.																		
3h	Reserved.																		
4h	WT or write through.																		
5h	WP or write protect.																		
6h	WB or write back.																		
7h	Reserved.																		
55:53	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.																		
52	<p><b>RdDram_16K_B8000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM.</p> <p>AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.</p>																		
51	<p><b>WrDram_16K_B8000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM.</p> <p>AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.</p>																		
50:48	<p><b>MemType_16K_B8000: memory type.</b> Read-write. Reset: XXXb.</p> <p><b>ValidValues:</b></p> <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UC or uncacheable.</td> </tr> <tr> <td>1h</td> <td>WC or write combining.</td> </tr> <tr> <td>2h</td> <td>Reserved.</td> </tr> <tr> <td>3h</td> <td>Reserved.</td> </tr> <tr> <td>4h</td> <td>WT or write through.</td> </tr> <tr> <td>5h</td> <td>WP or write protect.</td> </tr> <tr> <td>6h</td> <td>WB or write back.</td> </tr> <tr> <td>7h</td> <td>Reserved.</td> </tr> </tbody> </table>	Value	Description	0h	UC or uncacheable.	1h	WC or write combining.	2h	Reserved.	3h	Reserved.	4h	WT or write through.	5h	WP or write protect.	6h	WB or write back.	7h	Reserved.
Value	Description																		
0h	UC or uncacheable.																		
1h	WC or write combining.																		
2h	Reserved.																		
3h	Reserved.																		
4h	WT or write through.																		
5h	WP or write protect.																		
6h	WB or write back.																		
7h	Reserved.																		
47:45	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.																		
44	<p><b>RdDram_16K_B4000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM.</p> <p>AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.</p>																		
43	<p><b>WrDram_16K_B4000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM.</p> <p>AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.</p>																		
42:40	<p><b>MemType_16K_B4000: memory type.</b> Read-write. Reset: XXXb.</p> <p><b>ValidValues:</b></p> <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UC or uncacheable.</td> </tr> </tbody> </table>	Value	Description	0h	UC or uncacheable.														
Value	Description																		
0h	UC or uncacheable.																		

	1h	WC or write combining.
	2h	Reserved.
	3h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
39:37	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.	
36	<b>RdDram_16K_B0000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.	
35	<b>WrDram_16K_B0000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.	
34:32	<b>MemType_16K_B0000: memory type.</b> Read-write. Reset: XXXb. <b>ValidValues:</b>	
	<b>Value</b>	<b>Description</b>
	0h	UC or uncacheable.
	1h	WC or write combining.
	2h	Reserved.
	3h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
31:29	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.	
28	<b>RdDram_16K_AC000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.	
27	<b>WrDram_16K_AC000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.	
26:24	<b>MemType_16K_AC000: memory type.</b> Read-write. Reset: XXXb. <b>ValidValues:</b>	
	<b>Value</b>	<b>Description</b>
	0h	UC or uncacheable.
	1h	WC or write combining.
	2h	Reserved.
	3h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
23:21	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.	
20	<b>RdDram_16K_A8000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read	

	accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
19	<b>WrDram_16K_A8000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
18:16	<b>MemType_16K_A8000: memory type.</b> Read-write. Reset: XXXb. <b>ValidValues:</b>																		
	<table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UC or uncacheable.</td> </tr> <tr> <td>1h</td> <td>WC or write combining.</td> </tr> <tr> <td>2h</td> <td>Reserved.</td> </tr> <tr> <td>3h</td> <td>Reserved.</td> </tr> <tr> <td>4h</td> <td>WT or write through.</td> </tr> <tr> <td>5h</td> <td>WP or write protect.</td> </tr> <tr> <td>6h</td> <td>WB or write back.</td> </tr> <tr> <td>7h</td> <td>Reserved.</td> </tr> </tbody> </table>	Value	Description	0h	UC or uncacheable.	1h	WC or write combining.	2h	Reserved.	3h	Reserved.	4h	WT or write through.	5h	WP or write protect.	6h	WB or write back.	7h	Reserved.
Value	Description																		
0h	UC or uncacheable.																		
1h	WC or write combining.																		
2h	Reserved.																		
3h	Reserved.																		
4h	WT or write through.																		
5h	WP or write protect.																		
6h	WB or write back.																		
7h	Reserved.																		
15:13	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.																		
12	<b>RdDram_16K_A4000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
11	<b>WrDram_16K_A4000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
10:8	<b>MemType_16K_A4000: memory type.</b> Read-write. Reset: XXXb. <b>ValidValues:</b>																		
	<table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UC or uncacheable.</td> </tr> <tr> <td>1h</td> <td>WC or write combining.</td> </tr> <tr> <td>2h</td> <td>Reserved.</td> </tr> <tr> <td>3h</td> <td>Reserved.</td> </tr> <tr> <td>4h</td> <td>WT or write through.</td> </tr> <tr> <td>5h</td> <td>WP or write protect.</td> </tr> <tr> <td>6h</td> <td>WB or write back.</td> </tr> <tr> <td>7h</td> <td>Reserved.</td> </tr> </tbody> </table>	Value	Description	0h	UC or uncacheable.	1h	WC or write combining.	2h	Reserved.	3h	Reserved.	4h	WT or write through.	5h	WP or write protect.	6h	WB or write back.	7h	Reserved.
Value	Description																		
0h	UC or uncacheable.																		
1h	WC or write combining.																		
2h	Reserved.																		
3h	Reserved.																		
4h	WT or write through.																		
5h	WP or write protect.																		
6h	WB or write back.																		
7h	Reserved.																		
7:5	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.																		
4	<b>RdDram_16K_A0000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM. Address range from A0000h to A3FFFh. Core::X86::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks reads of the stored value. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
3	<b>WrDram_16K_A0000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM. Address range from A0000h to A3FFFh. Core::X86::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks reads of the stored value. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
2:0	<b>MemType_16K_A0000: memory type.</b> Read-write. Reset: XXXb. Address range from A0000h to																		



A3FFFh.	
<b>ValidValues:</b>	
<b>Value</b>	<b>Description</b>
0h	UC or uncacheable.
1h	WC or write combining.
2h	Reserved.
3h	Reserved.
4h	WT or write through.
5h	WP or write protect.
6h	WB or write back.
7h	Reserved.

### MSR0000\_0268 [Fixed-Size MTRRs] (MtrrVarFix\_4K\_0)

See Core::X86::Msr::MtrrVarBase for general MTRR information. Fixed MTRRs are enabled through Core::X86::Msr::MTRRdefType[MtrrDefTypeFixEn,MtrrDefTypeEn]. For addresses below 1MB, the appropriate Fixed MTRRs override the default access destination. Each fixed MTRR includes two bits, RdDram and WrDram, that determine the destination based on the access type. Writing reserved MemType values causes an error-on-write.

Core::X86::Msr::MtrrVarFix\_4K\_0\_lthree[1:0]\_core[3:0]\_nSIZE4K0; MSR00000268

Bits	Description
63:61	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.
60	<b>RdDram_4K_C7000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.
59	<b>WrDram_4K_C7000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.
58:56	<b>MemType_4K_C7000: memory type.</b> Read-write. Reset: XXXb. <b>ValidValues:</b>
	<b>Value</b>
	<b>Description</b>
	0h
	UC or uncacheable.
	1h
	WC or write combining.
	2h
	Reserved.
	3h
	Reserved.
	4h
	WT or write through.
	5h
	WP or write protect.
	6h
	WB or write back.
	7h
	Reserved.
55:53	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.
52	<b>RdDram_4K_C6000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.
51	<b>WrDram_4K_C6000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.
50:48	<b>MemType_4K_C6000: memory type.</b> Read-write. Reset: XXXb.

<b>ValidValues:</b>	
<b>Value</b>	<b>Description</b>
0h	UC or uncacheable.
1h	WC or write combining.
2h	Reserved.
3h	Reserved.
4h	WT or write through.
5h	WP or write protect.
6h	WB or write back.
7h	Reserved.
47:45	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.
44	<b>RdDram_4K_C5000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.
43	<b>WrDram_4K_C5000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.
42:40	<b>MemType_4K_C5000: memory type.</b> Read-write. Reset: XXXb. <b>ValidValues:</b>
<b>Value</b>	<b>Description</b>
0h	UC or uncacheable.
1h	WC or write combining.
2h	Reserved.
3h	Reserved.
4h	WT or write through.
5h	WP or write protect.
6h	WB or write back.
7h	Reserved.
39:37	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.
36	<b>RdDram_4K_C4000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.
35	<b>WrDram_4K_C4000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.
34:32	<b>MemType_4K_C4000: memory type.</b> Read-write. Reset: XXXb. <b>ValidValues:</b>
<b>Value</b>	<b>Description</b>
0h	UC or uncacheable.
1h	WC or write combining.
2h	Reserved.
3h	Reserved.
4h	WT or write through.
5h	WP or write protect.
6h	WB or write back.

	7h	Reserved.
31:29	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.	
28	<b>RdDram_4K_C3000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.	
27	<b>WrDram_4K_C3000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.	
26:24	<b>MemType_4K_C3000: memory type.</b> Read-write. Reset: XXXb. <b>ValidValues:</b>	
	<b>Value</b>	<b>Description</b>
	0h	UC or uncacheable.
	1h	WC or write combining.
	2h	Reserved.
	3h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
23:21	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.	
20	<b>RdDram_4K_C2000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.	
19	<b>WrDram_4K_C2000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.	
18:16	<b>MemType_4K_C2000: memory type.</b> Read-write. Reset: XXXb. <b>ValidValues:</b>	
	<b>Value</b>	<b>Description</b>
	0h	UC or uncacheable.
	1h	WC or write combining.
	2h	Reserved.
	3h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
15:13	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.	
12	<b>RdDram_4K_C1000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.	
11	<b>WrDram_4K_C1000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1.	

	Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
10:8	<p><b>MemType_4K_C1000: memory type.</b> Read-write. Reset: XXXb.</p> <p><b>ValidValues:</b></p> <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UC or uncacheable.</td> </tr> <tr> <td>1h</td> <td>WC or write combining.</td> </tr> <tr> <td>2h</td> <td>Reserved.</td> </tr> <tr> <td>3h</td> <td>Reserved.</td> </tr> <tr> <td>4h</td> <td>WT or write through.</td> </tr> <tr> <td>5h</td> <td>WP or write protect.</td> </tr> <tr> <td>6h</td> <td>WB or write back.</td> </tr> <tr> <td>7h</td> <td>Reserved.</td> </tr> </tbody> </table>	Value	Description	0h	UC or uncacheable.	1h	WC or write combining.	2h	Reserved.	3h	Reserved.	4h	WT or write through.	5h	WP or write protect.	6h	WB or write back.	7h	Reserved.
Value	Description																		
0h	UC or uncacheable.																		
1h	WC or write combining.																		
2h	Reserved.																		
3h	Reserved.																		
4h	WT or write through.																		
5h	WP or write protect.																		
6h	WB or write back.																		
7h	Reserved.																		
7:5	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.																		
4	<p><b>RdDram_4K_C0000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM. Address range from C0000h to C0FFFh. Core::X86::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks reads of the stored value.</p> <p>AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.</p>																		
3	<p><b>WrDram_4K_C0000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM. Address range from C0000h to C0FFFh. Core::X86::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks reads of the stored value.</p> <p>AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.</p>																		
2:0	<p><b>MemType_4K_C0000: memory type.</b> Read-write. Reset: XXXb. Address range from C0000h to C0FFFh.</p> <p><b>ValidValues:</b></p> <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UC or uncacheable.</td> </tr> <tr> <td>1h</td> <td>WC or write combining.</td> </tr> <tr> <td>2h</td> <td>Reserved.</td> </tr> <tr> <td>3h</td> <td>Reserved.</td> </tr> <tr> <td>4h</td> <td>WT or write through.</td> </tr> <tr> <td>5h</td> <td>WP or write protect.</td> </tr> <tr> <td>6h</td> <td>WB or write back.</td> </tr> <tr> <td>7h</td> <td>Reserved.</td> </tr> </tbody> </table>	Value	Description	0h	UC or uncacheable.	1h	WC or write combining.	2h	Reserved.	3h	Reserved.	4h	WT or write through.	5h	WP or write protect.	6h	WB or write back.	7h	Reserved.
Value	Description																		
0h	UC or uncacheable.																		
1h	WC or write combining.																		
2h	Reserved.																		
3h	Reserved.																		
4h	WT or write through.																		
5h	WP or write protect.																		
6h	WB or write back.																		
7h	Reserved.																		

### MSR0000\_0269 [Fixed-Size MTRRs] (MtrrVarFix\_4K\_1)

See Core::X86::Msr::MtrrVarBase for general MTRR information. Fixed MTRRs are enabled through Core::X86::Msr::MTRRdefType[MtrrDefTypeFixEn,MtrrDefTypeEn]. For addresses below 1MB, the appropriate Fixed MTRRs override the default access destination. Each fixed MTRR includes two bits, RdDram and WrDram, that determine the destination based on the access type. Writing reserved MemType values causes an error-on-write.

Core::X86::Msr::MtrrVarFix\_4K\_1\_three[1:0]\_core[3:0]\_nSIZE4K1; MSR00000269

Bits	Description
63:61	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.
60	<p><b>RdDram_4K_CF000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM.</p> <p>AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.</p>
59	<b>WrDram_4K_CF000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write

	accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
58:56	<b>MemType_4K_CF000: memory type.</b> Read-write. Reset: XXXb. <b>ValidValues:</b> <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UC or uncacheable.</td> </tr> <tr> <td>1h</td> <td>WC or write combining.</td> </tr> <tr> <td>2h</td> <td>Reserved.</td> </tr> <tr> <td>3h</td> <td>Reserved.</td> </tr> <tr> <td>4h</td> <td>WT or write through.</td> </tr> <tr> <td>5h</td> <td>WP or write protect.</td> </tr> <tr> <td>6h</td> <td>WB or write back.</td> </tr> <tr> <td>7h</td> <td>Reserved.</td> </tr> </tbody> </table>	Value	Description	0h	UC or uncacheable.	1h	WC or write combining.	2h	Reserved.	3h	Reserved.	4h	WT or write through.	5h	WP or write protect.	6h	WB or write back.	7h	Reserved.
Value	Description																		
0h	UC or uncacheable.																		
1h	WC or write combining.																		
2h	Reserved.																		
3h	Reserved.																		
4h	WT or write through.																		
5h	WP or write protect.																		
6h	WB or write back.																		
7h	Reserved.																		
55:53	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.																		
52	<b>RdDram_4K_CE000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
51	<b>WrDram_4K_CE000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
50:48	<b>MemType_4K_CE000: memory type.</b> Read-write. Reset: XXXb. <b>ValidValues:</b> <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UC or uncacheable.</td> </tr> <tr> <td>1h</td> <td>WC or write combining.</td> </tr> <tr> <td>2h</td> <td>Reserved.</td> </tr> <tr> <td>3h</td> <td>Reserved.</td> </tr> <tr> <td>4h</td> <td>WT or write through.</td> </tr> <tr> <td>5h</td> <td>WP or write protect.</td> </tr> <tr> <td>6h</td> <td>WB or write back.</td> </tr> <tr> <td>7h</td> <td>Reserved.</td> </tr> </tbody> </table>	Value	Description	0h	UC or uncacheable.	1h	WC or write combining.	2h	Reserved.	3h	Reserved.	4h	WT or write through.	5h	WP or write protect.	6h	WB or write back.	7h	Reserved.
Value	Description																		
0h	UC or uncacheable.																		
1h	WC or write combining.																		
2h	Reserved.																		
3h	Reserved.																		
4h	WT or write through.																		
5h	WP or write protect.																		
6h	WB or write back.																		
7h	Reserved.																		
47:45	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.																		
44	<b>RdDram_4K_CD000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
43	<b>WrDram_4K_CD000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
42:40	<b>MemType_4K_CD000: memory type.</b> Read-write. Reset: XXXb. <b>ValidValues:</b> <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UC or uncacheable.</td> </tr> <tr> <td>1h</td> <td>WC or write combining.</td> </tr> <tr> <td>2h</td> <td>Reserved.</td> </tr> </tbody> </table>	Value	Description	0h	UC or uncacheable.	1h	WC or write combining.	2h	Reserved.										
Value	Description																		
0h	UC or uncacheable.																		
1h	WC or write combining.																		
2h	Reserved.																		

	3h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
39:37	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.	
36	<b>RdDram_4K_CC000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.	
35	<b>WrDram_4K_CC000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.	
34:32	<b>MemType_4K_CC000: memory type.</b> Read-write. Reset: XXXb. <b>ValidValues:</b>	
	<b>Value</b>	<b>Description</b>
	0h	UC or uncacheable.
	1h	WC or write combining.
	2h	Reserved.
	3h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
31:29	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.	
28	<b>RdDram_4K_CB000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.	
27	<b>WrDram_4K_CB000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.	
26:24	<b>MemType_4K_CB000: memory type.</b> Read-write. Reset: XXXb. <b>ValidValues:</b>	
	<b>Value</b>	<b>Description</b>
	0h	UC or uncacheable.
	1h	WC or write combining.
	2h	Reserved.
	3h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
23:21	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.	
20	<b>RdDram_4K_CA000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1.	

	Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
19	<p><b>WrDram_4K_CA000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM.</p> <p>AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.</p>																		
18:16	<p><b>MemType_4K_CA000: memory type.</b> Read-write. Reset: XXXb.</p> <p><b>ValidValues:</b></p> <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UC or uncacheable.</td> </tr> <tr> <td>1h</td> <td>WC or write combining.</td> </tr> <tr> <td>2h</td> <td>Reserved.</td> </tr> <tr> <td>3h</td> <td>Reserved.</td> </tr> <tr> <td>4h</td> <td>WT or write through.</td> </tr> <tr> <td>5h</td> <td>WP or write protect.</td> </tr> <tr> <td>6h</td> <td>WB or write back.</td> </tr> <tr> <td>7h</td> <td>Reserved.</td> </tr> </tbody> </table>	Value	Description	0h	UC or uncacheable.	1h	WC or write combining.	2h	Reserved.	3h	Reserved.	4h	WT or write through.	5h	WP or write protect.	6h	WB or write back.	7h	Reserved.
Value	Description																		
0h	UC or uncacheable.																		
1h	WC or write combining.																		
2h	Reserved.																		
3h	Reserved.																		
4h	WT or write through.																		
5h	WP or write protect.																		
6h	WB or write back.																		
7h	Reserved.																		
15:13	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.																		
12	<p><b>RdDram_4K_C9000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM.</p> <p>AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.</p>																		
11	<p><b>WrDram_4K_C9000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM.</p> <p>AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.</p>																		
10:8	<p><b>MemType_4K_C9000: memory type.</b> Read-write. Reset: XXXb.</p> <p><b>ValidValues:</b></p> <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UC or uncacheable.</td> </tr> <tr> <td>1h</td> <td>WC or write combining.</td> </tr> <tr> <td>2h</td> <td>Reserved.</td> </tr> <tr> <td>3h</td> <td>Reserved.</td> </tr> <tr> <td>4h</td> <td>WT or write through.</td> </tr> <tr> <td>5h</td> <td>WP or write protect.</td> </tr> <tr> <td>6h</td> <td>WB or write back.</td> </tr> <tr> <td>7h</td> <td>Reserved.</td> </tr> </tbody> </table>	Value	Description	0h	UC or uncacheable.	1h	WC or write combining.	2h	Reserved.	3h	Reserved.	4h	WT or write through.	5h	WP or write protect.	6h	WB or write back.	7h	Reserved.
Value	Description																		
0h	UC or uncacheable.																		
1h	WC or write combining.																		
2h	Reserved.																		
3h	Reserved.																		
4h	WT or write through.																		
5h	WP or write protect.																		
6h	WB or write back.																		
7h	Reserved.																		
7:5	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.																		
4	<p><b>RdDram_4K_C8000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM. Address range from C8000 to C8FFF. Core::X86::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks reads of the stored value.</p> <p>AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.</p>																		
3	<p><b>WrDram_4K_C8000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM. Address range from C8000 to C8FFF. Core::X86::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks reads of the stored value.</p> <p>AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.</p>																		
2:0	<b>MemType_4K_C8000: memory type.</b> Read-write. Reset: XXXb. Address range from C8000 to C8FFF.																		

<b>ValidValues:</b>	
<b>Value</b>	<b>Description</b>
0h	UC or uncacheable.
1h	WC or write combining.
2h	Reserved.
3h	Reserved.
4h	WT or write through.
5h	WP or write protect.
6h	WB or write back.
7h	Reserved.

### MSR0000\_026A [Fixed-Size MTRRs] (MtrrVarFix\_4K\_2)

See Core::X86::Msr::MtrrVarBase for general MTRR information. Fixed MTRRs are enabled through Core::X86::Msr::MTRRdefType[MtrrDefTypeFixEn,MtrrDefTypeEn]. For addresses below 1MB, the appropriate Fixed MTRRs override the default access destination. Each fixed MTRR includes two bits, RdDram and WrDram, that determine the destination based on the access type. Writing reserved MemType values causes an error-on-write.

Core::X86::Msr::MtrrVarFix\_4K\_2\_lthree[1:0]\_core[3:0]\_nSIZE4K2; MSR0000026A

<b>Bits</b>	<b>Description</b>																		
63:61	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.																		
60	<b>RdDram_4K_D7000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
59	<b>WrDram_4K_D7000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
58:56	<b>MemType_4K_D7000: memory type.</b> Read-write. Reset: XXXb. <b>ValidValues:</b>																		
	<table border="1"> <thead> <tr> <th><b>Value</b></th> <th><b>Description</b></th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UC or uncacheable.</td> </tr> <tr> <td>1h</td> <td>WC or write combining.</td> </tr> <tr> <td>2h</td> <td>Reserved.</td> </tr> <tr> <td>3h</td> <td>Reserved.</td> </tr> <tr> <td>4h</td> <td>WT or write through.</td> </tr> <tr> <td>5h</td> <td>WP or write protect.</td> </tr> <tr> <td>6h</td> <td>WB or write back.</td> </tr> <tr> <td>7h</td> <td>Reserved.</td> </tr> </tbody> </table>	<b>Value</b>	<b>Description</b>	0h	UC or uncacheable.	1h	WC or write combining.	2h	Reserved.	3h	Reserved.	4h	WT or write through.	5h	WP or write protect.	6h	WB or write back.	7h	Reserved.
<b>Value</b>	<b>Description</b>																		
0h	UC or uncacheable.																		
1h	WC or write combining.																		
2h	Reserved.																		
3h	Reserved.																		
4h	WT or write through.																		
5h	WP or write protect.																		
6h	WB or write back.																		
7h	Reserved.																		
55:53	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.																		
52	<b>RdDram_4K_D6000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
51	<b>WrDram_4K_D6000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
50:48	<b>MemType_4K_D6000: memory type.</b> Read-write. Reset: XXXb. <b>ValidValues:</b>																		



Value	Description																		
0h	UC or uncacheable.																		
1h	WC or write combining.																		
2h	Reserved.																		
3h	Reserved.																		
4h	WT or write through.																		
5h	WP or write protect.																		
6h	WB or write back.																		
7h	Reserved.																		
47:45	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.																		
44	<b>RdDram_4K_D5000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
43	<b>WrDram_4K_D5000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
42:40	<b>MemType_4K_D5000: memory type.</b> Read-write. Reset: XXXb. <b>ValidValues:</b>																		
	<table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UC or uncacheable.</td> </tr> <tr> <td>1h</td> <td>WC or write combining.</td> </tr> <tr> <td>2h</td> <td>Reserved.</td> </tr> <tr> <td>3h</td> <td>Reserved.</td> </tr> <tr> <td>4h</td> <td>WT or write through.</td> </tr> <tr> <td>5h</td> <td>WP or write protect.</td> </tr> <tr> <td>6h</td> <td>WB or write back.</td> </tr> <tr> <td>7h</td> <td>Reserved.</td> </tr> </tbody> </table>	Value	Description	0h	UC or uncacheable.	1h	WC or write combining.	2h	Reserved.	3h	Reserved.	4h	WT or write through.	5h	WP or write protect.	6h	WB or write back.	7h	Reserved.
Value	Description																		
0h	UC or uncacheable.																		
1h	WC or write combining.																		
2h	Reserved.																		
3h	Reserved.																		
4h	WT or write through.																		
5h	WP or write protect.																		
6h	WB or write back.																		
7h	Reserved.																		
39:37	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.																		
36	<b>RdDram_4K_D4000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
35	<b>WrDram_4K_D4000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
34:32	<b>MemType_4K_D4000: memory type.</b> Read-write. Reset: XXXb. <b>ValidValues:</b>																		
	<table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UC or uncacheable.</td> </tr> <tr> <td>1h</td> <td>WC or write combining.</td> </tr> <tr> <td>2h</td> <td>Reserved.</td> </tr> <tr> <td>3h</td> <td>Reserved.</td> </tr> <tr> <td>4h</td> <td>WT or write through.</td> </tr> <tr> <td>5h</td> <td>WP or write protect.</td> </tr> <tr> <td>6h</td> <td>WB or write back.</td> </tr> <tr> <td>7h</td> <td>Reserved.</td> </tr> </tbody> </table>	Value	Description	0h	UC or uncacheable.	1h	WC or write combining.	2h	Reserved.	3h	Reserved.	4h	WT or write through.	5h	WP or write protect.	6h	WB or write back.	7h	Reserved.
Value	Description																		
0h	UC or uncacheable.																		
1h	WC or write combining.																		
2h	Reserved.																		
3h	Reserved.																		
4h	WT or write through.																		
5h	WP or write protect.																		
6h	WB or write back.																		
7h	Reserved.																		

31:29	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.	
28	<b>RdDram_4K_D3000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM.	
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.	
27	<b>WrDram_4K_D3000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM.	
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.	
26:24	<b>MemType_4K_D3000: memory type.</b> Read-write. Reset: XXXb.	
	<b>ValidValues:</b>	
	<b>Value</b> <b>Description</b>	
	0h	UC or uncacheable.
	1h	WC or write combining.
	2h	Reserved.
	3h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
6h	WB or write back.	
7h	Reserved.	
23:21	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.	
20	<b>RdDram_4K_D2000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM.	
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.	
19	<b>WrDram_4K_D2000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM.	
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.	
18:16	<b>MemType_4K_D2000: memory type.</b> Read-write. Reset: XXXb.	
	<b>ValidValues:</b>	
	<b>Value</b> <b>Description</b>	
	0h	UC or uncacheable.
	1h	WC or write combining.
	2h	Reserved.
	3h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
6h	WB or write back.	
7h	Reserved.	
15:13	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.	
12	<b>RdDram_4K_D1000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM.	
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.	
11	<b>WrDram_4K_D1000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM.	
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.	

10:8	<b>MemType_4K_D1000: memory type.</b> Read-write. Reset: XXXb.
	<b>ValidValues:</b>
	<b>Value</b> <b>Description</b>
	0h              UC or uncacheable.
	1h              WC or write combining.
	2h              Reserved.
	3h              Reserved.
	4h              WT or write through.
	5h              WP or write protect.
6h              WB or write back.	
7h              Reserved.	
7:5	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.
4	<b>RdDram_4K_D0000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM. Address range from D0000h to D0FFFh. Core::X86::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks reads of the stored value.
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.
3	<b>WrDram_4K_D0000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM. Address range from D0000h to D0FFFh. Core::X86::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks reads of the stored value.
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.
2:0	<b>MemType_4K_D0000: memory type.</b> Read-write. Reset: XXXb. Address range from D0000h to D0FFFh.
	<b>ValidValues:</b>
	<b>Value</b> <b>Description</b>
	0h              UC or uncacheable.
	1h              WC or write combining.
	2h              Reserved.
	3h              Reserved.
	4h              WT or write through.
	5h              WP or write protect.
6h              WB or write back.	
7h              Reserved.	

### MSR0000\_026B [Fixed-Size MTRRs] (MtrrVarFix\_4K\_3)

See Core::X86::Msr::MtrrVarBase for general MTRR information. Fixed MTRRs are enabled through Core::X86::Msr::MTRRdefType[MtrrDefTypeFixEn,MtrrDefTypeEn]. For addresses below 1MB, the appropriate Fixed MTRRs override the default access destination. Each fixed MTRR includes two bits, RdDram and WrDram, that determine the destination based on the access type. Writing reserved MemType values causes an error-on-write.

Core::X86::Msr::MtrrVarFix\_4K\_3\_lthree[1:0]\_core[3:0]\_nSIZE4K3; MSR0000026B

Bits	Description
63:61	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.
60	<b>RdDram_4K_DF000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM.
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.
59	<b>WrDram_4K_DF000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM.

	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
58:56	<b>MemType_4K_DF000: memory type.</b> Read-write. Reset: XXXb. <b>ValidValues:</b>																		
	<table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UC or uncacheable.</td> </tr> <tr> <td>1h</td> <td>WC or write combining.</td> </tr> <tr> <td>2h</td> <td>Reserved.</td> </tr> <tr> <td>3h</td> <td>Reserved.</td> </tr> <tr> <td>4h</td> <td>WT or write through.</td> </tr> <tr> <td>5h</td> <td>WP or write protect.</td> </tr> <tr> <td>6h</td> <td>WB or write back.</td> </tr> <tr> <td>7h</td> <td>Reserved.</td> </tr> </tbody> </table>	Value	Description	0h	UC or uncacheable.	1h	WC or write combining.	2h	Reserved.	3h	Reserved.	4h	WT or write through.	5h	WP or write protect.	6h	WB or write back.	7h	Reserved.
Value	Description																		
0h	UC or uncacheable.																		
1h	WC or write combining.																		
2h	Reserved.																		
3h	Reserved.																		
4h	WT or write through.																		
5h	WP or write protect.																		
6h	WB or write back.																		
7h	Reserved.																		
55:53	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.																		
52	<b>RdDram_4K_DE000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
51	<b>WrDram_4K_DE000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
50:48	<b>MemType_4K_DE000: memory type.</b> Read-write. Reset: XXXb. <b>ValidValues:</b>																		
	<table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UC or uncacheable.</td> </tr> <tr> <td>1h</td> <td>WC or write combining.</td> </tr> <tr> <td>2h</td> <td>Reserved.</td> </tr> <tr> <td>3h</td> <td>Reserved.</td> </tr> <tr> <td>4h</td> <td>WT or write through.</td> </tr> <tr> <td>5h</td> <td>WP or write protect.</td> </tr> <tr> <td>6h</td> <td>WB or write back.</td> </tr> <tr> <td>7h</td> <td>Reserved.</td> </tr> </tbody> </table>	Value	Description	0h	UC or uncacheable.	1h	WC or write combining.	2h	Reserved.	3h	Reserved.	4h	WT or write through.	5h	WP or write protect.	6h	WB or write back.	7h	Reserved.
Value	Description																		
0h	UC or uncacheable.																		
1h	WC or write combining.																		
2h	Reserved.																		
3h	Reserved.																		
4h	WT or write through.																		
5h	WP or write protect.																		
6h	WB or write back.																		
7h	Reserved.																		
47:45	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.																		
44	<b>RdDram_4K_DD000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
43	<b>WrDram_4K_DD000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
42:40	<b>MemType_4K_DD000: memory type.</b> Read-write. Reset: XXXb. <b>ValidValues:</b>																		
	<table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UC or uncacheable.</td> </tr> <tr> <td>1h</td> <td>WC or write combining.</td> </tr> <tr> <td>2h</td> <td>Reserved.</td> </tr> <tr> <td>3h</td> <td>Reserved.</td> </tr> </tbody> </table>	Value	Description	0h	UC or uncacheable.	1h	WC or write combining.	2h	Reserved.	3h	Reserved.								
Value	Description																		
0h	UC or uncacheable.																		
1h	WC or write combining.																		
2h	Reserved.																		
3h	Reserved.																		

	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
39:37	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.	
36	<b>RdDram_4K_DC000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.	
35	<b>WrDram_4K_DC000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.	
34:32	<b>MemType_4K_DC000: memory type.</b> Read-write. Reset: XXXb.	
	<b>ValidValues:</b>	
	<b>Value</b>	<b>Description</b>
	0h	UC or uncacheable.
	1h	WC or write combining.
	2h	Reserved.
	3h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
31:29	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.	
28	<b>RdDram_4K_DB000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.	
27	<b>WrDram_4K_DB000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.	
26:24	<b>MemType_4K_DB000: memory type.</b> Read-write. Reset: XXXb.	
	<b>ValidValues:</b>	
	<b>Value</b>	<b>Description</b>
	0h	UC or uncacheable.
	1h	WC or write combining.
	2h	Reserved.
	3h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
23:21	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.	
20	<b>RdDram_4K_DA000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.	

19	<b>WrDram_4K_DA000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
18:16	<b>MemType_4K_DA000: memory type.</b> Read-write. Reset: XXXb. <b>ValidValues:</b>																		
	<table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UC or uncacheable.</td> </tr> <tr> <td>1h</td> <td>WC or write combining.</td> </tr> <tr> <td>2h</td> <td>Reserved.</td> </tr> <tr> <td>3h</td> <td>Reserved.</td> </tr> <tr> <td>4h</td> <td>WT or write through.</td> </tr> <tr> <td>5h</td> <td>WP or write protect.</td> </tr> <tr> <td>6h</td> <td>WB or write back.</td> </tr> <tr> <td>7h</td> <td>Reserved.</td> </tr> </tbody> </table>	Value	Description	0h	UC or uncacheable.	1h	WC or write combining.	2h	Reserved.	3h	Reserved.	4h	WT or write through.	5h	WP or write protect.	6h	WB or write back.	7h	Reserved.
Value	Description																		
0h	UC or uncacheable.																		
1h	WC or write combining.																		
2h	Reserved.																		
3h	Reserved.																		
4h	WT or write through.																		
5h	WP or write protect.																		
6h	WB or write back.																		
7h	Reserved.																		
15:13	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.																		
12	<b>RdDram_4K_D9000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
11	<b>WrDram_4K_D9000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
10:8	<b>MemType_4K_D9000: memory type.</b> Read-write. Reset: XXXb. <b>ValidValues:</b>																		
	<table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UC or uncacheable.</td> </tr> <tr> <td>1h</td> <td>WC or write combining.</td> </tr> <tr> <td>2h</td> <td>Reserved.</td> </tr> <tr> <td>3h</td> <td>Reserved.</td> </tr> <tr> <td>4h</td> <td>WT or write through.</td> </tr> <tr> <td>5h</td> <td>WP or write protect.</td> </tr> <tr> <td>6h</td> <td>WB or write back.</td> </tr> <tr> <td>7h</td> <td>Reserved.</td> </tr> </tbody> </table>	Value	Description	0h	UC or uncacheable.	1h	WC or write combining.	2h	Reserved.	3h	Reserved.	4h	WT or write through.	5h	WP or write protect.	6h	WB or write back.	7h	Reserved.
Value	Description																		
0h	UC or uncacheable.																		
1h	WC or write combining.																		
2h	Reserved.																		
3h	Reserved.																		
4h	WT or write through.																		
5h	WP or write protect.																		
6h	WB or write back.																		
7h	Reserved.																		
7:5	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.																		
4	<b>RdDram_4K_D8000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM. Address range from D8000h to D8FFFh. Core::X86::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks reads of the stored value. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
3	<b>WrDram_4K_D8000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM. Address range from D8000h to D8FFFh. Core::X86::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks reads of the stored value. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
2:0	<b>MemType_4K_D8000: memory type.</b> Read-write. Reset: XXXb. Address range from D8000h to D8FFFh. <b>ValidValues:</b>																		

Value	Description
0h	UC or uncacheable.
1h	WC or write combining.
2h	Reserved.
3h	Reserved.
4h	WT or write through.
5h	WP or write protect.
6h	WB or write back.
7h	Reserved.

### MSR0000\_026C [Fixed-Size MTRRs] (MtrrVarFix\_4K\_4)

See Core::X86::Msr::MtrrVarBase for general MTRR information. Fixed MTRRs are enabled through Core::X86::Msr::MTRRdefType[MtrrDefTypeFixEn,MtrrDefTypeEn]. For addresses below 1MB, the appropriate Fixed MTRRs override the default access destination. Each fixed MTRR includes two bits, RdDram and WrDram, that determine the destination based on the access type. Writing reserved MemType values causes an error-on-write.

Core::X86::Msr::MtrrVarFix\_4K\_4\_lthree[1:0]\_core[3:0]\_nSIZE4K4; MSR0000026C

Bits	Description																		
63:61	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.																		
60	<b>RdDram_4K_E7000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
59	<b>WrDram_4K_E7000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
58:56	<b>MemType_4K_E7000: memory type.</b> Read-write. Reset: XXXb. <b>ValidValues:</b>																		
	<table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UC or uncacheable.</td> </tr> <tr> <td>1h</td> <td>WC or write combining.</td> </tr> <tr> <td>2h</td> <td>Reserved.</td> </tr> <tr> <td>3h</td> <td>Reserved.</td> </tr> <tr> <td>4h</td> <td>WT or write through.</td> </tr> <tr> <td>5h</td> <td>WP or write protect.</td> </tr> <tr> <td>6h</td> <td>WB or write back.</td> </tr> <tr> <td>7h</td> <td>Reserved.</td> </tr> </tbody> </table>	Value	Description	0h	UC or uncacheable.	1h	WC or write combining.	2h	Reserved.	3h	Reserved.	4h	WT or write through.	5h	WP or write protect.	6h	WB or write back.	7h	Reserved.
Value	Description																		
0h	UC or uncacheable.																		
1h	WC or write combining.																		
2h	Reserved.																		
3h	Reserved.																		
4h	WT or write through.																		
5h	WP or write protect.																		
6h	WB or write back.																		
7h	Reserved.																		
55:53	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.																		
52	<b>RdDram_4K_E6000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
51	<b>WrDram_4K_E6000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
50:48	<b>MemType_4K_E6000: memory type.</b> Read-write. Reset: XXXb. <b>ValidValues:</b>																		
	<table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> </tbody> </table>	Value	Description																
Value	Description																		

	0h	UC or uncacheable.																		
	1h	WC or write combining.																		
	2h	Reserved.																		
	3h	Reserved.																		
	4h	WT or write through.																		
	5h	WP or write protect.																		
	6h	WB or write back.																		
	7h	Reserved.																		
47:45	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.																			
44	<b>RdDram_4K_E5000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																			
43	<b>WrDram_4K_E5000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																			
42:40	<b>MemType_4K_E5000: memory type.</b> Read-write. Reset: XXXb. <b>ValidValues:</b> <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UC or uncacheable.</td> </tr> <tr> <td>1h</td> <td>WC or write combining.</td> </tr> <tr> <td>2h</td> <td>Reserved.</td> </tr> <tr> <td>3h</td> <td>Reserved.</td> </tr> <tr> <td>4h</td> <td>WT or write through.</td> </tr> <tr> <td>5h</td> <td>WP or write protect.</td> </tr> <tr> <td>6h</td> <td>WB or write back.</td> </tr> <tr> <td>7h</td> <td>Reserved.</td> </tr> </tbody> </table>		Value	Description	0h	UC or uncacheable.	1h	WC or write combining.	2h	Reserved.	3h	Reserved.	4h	WT or write through.	5h	WP or write protect.	6h	WB or write back.	7h	Reserved.
Value	Description																			
0h	UC or uncacheable.																			
1h	WC or write combining.																			
2h	Reserved.																			
3h	Reserved.																			
4h	WT or write through.																			
5h	WP or write protect.																			
6h	WB or write back.																			
7h	Reserved.																			
39:37	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.																			
36	<b>RdDram_4K_E4000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																			
35	<b>WrDram_4K_E4000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																			
34:32	<b>MemType_4K_E4000: memory type.</b> Read-write. Reset: XXXb. <b>ValidValues:</b> <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UC or uncacheable.</td> </tr> <tr> <td>1h</td> <td>WC or write combining.</td> </tr> <tr> <td>2h</td> <td>Reserved.</td> </tr> <tr> <td>3h</td> <td>Reserved.</td> </tr> <tr> <td>4h</td> <td>WT or write through.</td> </tr> <tr> <td>5h</td> <td>WP or write protect.</td> </tr> <tr> <td>6h</td> <td>WB or write back.</td> </tr> <tr> <td>7h</td> <td>Reserved.</td> </tr> </tbody> </table>		Value	Description	0h	UC or uncacheable.	1h	WC or write combining.	2h	Reserved.	3h	Reserved.	4h	WT or write through.	5h	WP or write protect.	6h	WB or write back.	7h	Reserved.
Value	Description																			
0h	UC or uncacheable.																			
1h	WC or write combining.																			
2h	Reserved.																			
3h	Reserved.																			
4h	WT or write through.																			
5h	WP or write protect.																			
6h	WB or write back.																			
7h	Reserved.																			
31:29	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.																			



28	<p><b>RdDram_4K_E3000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM.</p> <p>AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.</p>																		
27	<p><b>WrDram_4K_E3000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM.</p> <p>AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.</p>																		
26:24	<p><b>MemType_4K_E3000: memory type.</b> Read-write. Reset: XXXb.</p> <p><b>ValidValues:</b></p> <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UC or uncacheable.</td> </tr> <tr> <td>1h</td> <td>WC or write combining.</td> </tr> <tr> <td>2h</td> <td>Reserved.</td> </tr> <tr> <td>3h</td> <td>Reserved.</td> </tr> <tr> <td>4h</td> <td>WT or write through.</td> </tr> <tr> <td>5h</td> <td>WP or write protect.</td> </tr> <tr> <td>6h</td> <td>WB or write back.</td> </tr> <tr> <td>7h</td> <td>Reserved.</td> </tr> </tbody> </table>	Value	Description	0h	UC or uncacheable.	1h	WC or write combining.	2h	Reserved.	3h	Reserved.	4h	WT or write through.	5h	WP or write protect.	6h	WB or write back.	7h	Reserved.
Value	Description																		
0h	UC or uncacheable.																		
1h	WC or write combining.																		
2h	Reserved.																		
3h	Reserved.																		
4h	WT or write through.																		
5h	WP or write protect.																		
6h	WB or write back.																		
7h	Reserved.																		
23:21	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.																		
20	<p><b>RdDram_4K_E2000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM.</p> <p>AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.</p>																		
19	<p><b>WrDram_4K_E2000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM.</p> <p>AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.</p>																		
18:16	<p><b>MemType_4K_E2000: memory type.</b> Read-write. Reset: XXXb.</p> <p><b>ValidValues:</b></p> <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UC or uncacheable.</td> </tr> <tr> <td>1h</td> <td>WC or write combining.</td> </tr> <tr> <td>2h</td> <td>Reserved.</td> </tr> <tr> <td>3h</td> <td>Reserved.</td> </tr> <tr> <td>4h</td> <td>WT or write through.</td> </tr> <tr> <td>5h</td> <td>WP or write protect.</td> </tr> <tr> <td>6h</td> <td>WB or write back.</td> </tr> <tr> <td>7h</td> <td>Reserved.</td> </tr> </tbody> </table>	Value	Description	0h	UC or uncacheable.	1h	WC or write combining.	2h	Reserved.	3h	Reserved.	4h	WT or write through.	5h	WP or write protect.	6h	WB or write back.	7h	Reserved.
Value	Description																		
0h	UC or uncacheable.																		
1h	WC or write combining.																		
2h	Reserved.																		
3h	Reserved.																		
4h	WT or write through.																		
5h	WP or write protect.																		
6h	WB or write back.																		
7h	Reserved.																		
15:13	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.																		
12	<p><b>RdDram_4K_E1000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM.</p> <p>AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.</p>																		
11	<p><b>WrDram_4K_E1000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM.</p> <p>AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.</p>																		
10:8	<b>MemType_4K_E1000: memory type.</b> Read-write. Reset: XXXb.																		

<b>ValidValues:</b>	
<b>Value</b>	<b>Description</b>
0h	UC or uncacheable.
1h	WC or write combining.
2h	Reserved.
3h	Reserved.
4h	WT or write through.
5h	WP or write protect.
6h	WB or write back.
7h	Reserved.
7:5	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.
4	<b>RdDram_4K_E0000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM. Address range from E0000h to E0FFFh. Core::X86::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks reads of the stored value. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.
3	<b>WrDram_4K_E0000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM. Address range from E0000h to E0FFFh. Core::X86::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks reads of the stored value. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.
2:0	<b>MemType_4K_E0000: memory type.</b> Read-write. Reset: XXXb. Address range from E0000h to E0FFFh. <b>ValidValues:</b>
<b>Value</b>	<b>Description</b>
0h	UC or uncacheable.
1h	WC or write combining.
2h	Reserved.
3h	Reserved.
4h	WT or write through.
5h	WP or write protect.
6h	WB or write back.
7h	Reserved.

**MSR0000\_026D [Fixed-Size MTRRs] (MtrrVarFix\_4K\_5)**

See Core::X86::Msr::MtrrVarBase for general MTRR information. Fixed MTRRs are enabled through Core::X86::Msr::MTRRdefType[MtrrDefTypeFixEn,MtrrDefTypeEn]. For addresses below 1MB, the appropriate Fixed MTRRs override the default access destination. Each fixed MTRR includes two bits, RdDram and WrDram, that determine the destination based on the access type. Writing reserved MemType values causes an error-on-write.

Core::X86::Msr::MtrrVarFix\_4K\_5\_lthree[1:0]\_core[3:0]\_nSIZE4K5; MSR0000026D

<b>Bits</b>	<b>Description</b>
63:61	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.
60	<b>RdDram_4K_EF000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.
59	<b>WrDram_4K_EF000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1.

	Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
58:56	<p><b>MemType_4K_EF000: memory type.</b> Read-write. Reset: XXXb.</p> <p><b>ValidValues:</b></p> <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UC or uncacheable.</td> </tr> <tr> <td>1h</td> <td>WC or write combining.</td> </tr> <tr> <td>2h</td> <td>Reserved.</td> </tr> <tr> <td>3h</td> <td>Reserved.</td> </tr> <tr> <td>4h</td> <td>WT or write through.</td> </tr> <tr> <td>5h</td> <td>WP or write protect.</td> </tr> <tr> <td>6h</td> <td>WB or write back.</td> </tr> <tr> <td>7h</td> <td>Reserved.</td> </tr> </tbody> </table>	Value	Description	0h	UC or uncacheable.	1h	WC or write combining.	2h	Reserved.	3h	Reserved.	4h	WT or write through.	5h	WP or write protect.	6h	WB or write back.	7h	Reserved.
Value	Description																		
0h	UC or uncacheable.																		
1h	WC or write combining.																		
2h	Reserved.																		
3h	Reserved.																		
4h	WT or write through.																		
5h	WP or write protect.																		
6h	WB or write back.																		
7h	Reserved.																		
55:53	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.																		
52	<p><b>RdDram_4K_EE000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM.</p> <p>AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.</p>																		
51	<p><b>WrDram_4K_EE000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM.</p> <p>AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.</p>																		
50:48	<p><b>MemType_4K_EE000: memory type.</b> Read-write. Reset: XXXb.</p> <p><b>ValidValues:</b></p> <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UC or uncacheable.</td> </tr> <tr> <td>1h</td> <td>WC or write combining.</td> </tr> <tr> <td>2h</td> <td>Reserved.</td> </tr> <tr> <td>3h</td> <td>Reserved.</td> </tr> <tr> <td>4h</td> <td>WT or write through.</td> </tr> <tr> <td>5h</td> <td>WP or write protect.</td> </tr> <tr> <td>6h</td> <td>WB or write back.</td> </tr> <tr> <td>7h</td> <td>Reserved.</td> </tr> </tbody> </table>	Value	Description	0h	UC or uncacheable.	1h	WC or write combining.	2h	Reserved.	3h	Reserved.	4h	WT or write through.	5h	WP or write protect.	6h	WB or write back.	7h	Reserved.
Value	Description																		
0h	UC or uncacheable.																		
1h	WC or write combining.																		
2h	Reserved.																		
3h	Reserved.																		
4h	WT or write through.																		
5h	WP or write protect.																		
6h	WB or write back.																		
7h	Reserved.																		
47:45	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.																		
44	<p><b>RdDram_4K_ED000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM.</p> <p>AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.</p>																		
43	<p><b>WrDram_4K_ED000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM.</p> <p>AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.</p>																		
42:40	<p><b>MemType_4K_ED000: memory type.</b> Read-write. Reset: XXXb.</p> <p><b>ValidValues:</b></p> <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UC or uncacheable.</td> </tr> <tr> <td>1h</td> <td>WC or write combining.</td> </tr> <tr> <td>2h</td> <td>Reserved.</td> </tr> <tr> <td>3h</td> <td>Reserved.</td> </tr> <tr> <td>4h</td> <td>WT or write through.</td> </tr> </tbody> </table>	Value	Description	0h	UC or uncacheable.	1h	WC or write combining.	2h	Reserved.	3h	Reserved.	4h	WT or write through.						
Value	Description																		
0h	UC or uncacheable.																		
1h	WC or write combining.																		
2h	Reserved.																		
3h	Reserved.																		
4h	WT or write through.																		

	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
39:37	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.	
36	<b>RdDram_4K_EC000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM.	
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.	
35	<b>WrDram_4K_EC000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM.	
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.	
34:32	<b>MemType_4K_EC000: memory type.</b> Read-write. Reset: XXXb.	
	<b>ValidValues:</b>	
	<b>Value</b>	<b>Description</b>
	0h	UC or uncacheable.
	1h	WC or write combining.
	2h	Reserved.
	3h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
31:29	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.	
28	<b>RdDram_4K_EB000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM.	
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.	
27	<b>WrDram_4K_EB000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM.	
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.	
26:24	<b>MemType_4K_EB000: memory type.</b> Read-write. Reset: XXXb.	
	<b>ValidValues:</b>	
	<b>Value</b>	<b>Description</b>
	0h	UC or uncacheable.
	1h	WC or write combining.
	2h	Reserved.
	3h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
23:21	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.	
20	<b>RdDram_4K_EA000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM.	
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.	
19	<b>WrDram_4K_EA000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write	

	accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
18:16	<b>MemType_4K_EA000: memory type.</b> Read-write. Reset: XXXb. <b>ValidValues:</b>																		
	<table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UC or uncacheable.</td> </tr> <tr> <td>1h</td> <td>WC or write combining.</td> </tr> <tr> <td>2h</td> <td>Reserved.</td> </tr> <tr> <td>3h</td> <td>Reserved.</td> </tr> <tr> <td>4h</td> <td>WT or write through.</td> </tr> <tr> <td>5h</td> <td>WP or write protect.</td> </tr> <tr> <td>6h</td> <td>WB or write back.</td> </tr> <tr> <td>7h</td> <td>Reserved.</td> </tr> </tbody> </table>	Value	Description	0h	UC or uncacheable.	1h	WC or write combining.	2h	Reserved.	3h	Reserved.	4h	WT or write through.	5h	WP or write protect.	6h	WB or write back.	7h	Reserved.
Value	Description																		
0h	UC or uncacheable.																		
1h	WC or write combining.																		
2h	Reserved.																		
3h	Reserved.																		
4h	WT or write through.																		
5h	WP or write protect.																		
6h	WB or write back.																		
7h	Reserved.																		
15:13	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.																		
12	<b>RdDram_4K_E9000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
11	<b>WrDram_4K_E9000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
10:8	<b>MemType_4K_E9000: memory type.</b> Read-write. Reset: XXXb. <b>ValidValues:</b>																		
	<table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UC or uncacheable.</td> </tr> <tr> <td>1h</td> <td>WC or write combining.</td> </tr> <tr> <td>2h</td> <td>Reserved.</td> </tr> <tr> <td>3h</td> <td>Reserved.</td> </tr> <tr> <td>4h</td> <td>WT or write through.</td> </tr> <tr> <td>5h</td> <td>WP or write protect.</td> </tr> <tr> <td>6h</td> <td>WB or write back.</td> </tr> <tr> <td>7h</td> <td>Reserved.</td> </tr> </tbody> </table>	Value	Description	0h	UC or uncacheable.	1h	WC or write combining.	2h	Reserved.	3h	Reserved.	4h	WT or write through.	5h	WP or write protect.	6h	WB or write back.	7h	Reserved.
Value	Description																		
0h	UC or uncacheable.																		
1h	WC or write combining.																		
2h	Reserved.																		
3h	Reserved.																		
4h	WT or write through.																		
5h	WP or write protect.																		
6h	WB or write back.																		
7h	Reserved.																		
7:5	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.																		
4	<b>RdDram_4K_E8000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM. Address range from E8000h to E8FFFh. Core::X86::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks reads of the stored value. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
3	<b>WrDram_4K_E8000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM. Address range from E8000h to E8FFFh. Core::X86::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks reads of the stored value. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
2:0	<b>MemType_4K_E8000: memory type.</b> Read-write. Reset: XXXb. Address range from E8000h to E8FFFh. <b>ValidValues:</b>																		
	<table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> </tbody> </table>	Value	Description																
Value	Description																		

0h	UC or uncacheable.
1h	WC or write combining.
2h	Reserved.
3h	Reserved.
4h	WT or write through.
5h	WP or write protect.
6h	WB or write back.
7h	Reserved.

**MSR0000\_026E [Fixed-Size MTRRs] (MtrrVarFix\_4K\_6)**

See Core::X86::Msr::MtrrVarBase for general MTRR information. Fixed MTRRs are enabled through Core::X86::Msr::MTRRdefType[MtrrDefTypeFixEn,MtrrDefTypeEn]. For addresses below 1MB, the appropriate Fixed MTRRs override the default access destination. Each fixed MTRR includes two bits, RdDram and WrDram, that determine the destination based on the access type. Writing reserved MemType values causes an error-on-write.

Core::X86::Msr::MtrrVarFix\_4K\_6\_lthree[1:0]\_core[3:0]\_nSIZE4K6; MSR0000026E

Bits	Description																		
63:61	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.																		
60	<b>RdDram_4K_F7000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
59	<b>WrDram_4K_F7000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
58:56	<b>MemType_4K_F7000: memory type.</b> Read-write. Reset: XXXb. <b>ValidValues:</b>																		
	<table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr><td>0h</td><td>UC or uncacheable.</td></tr> <tr><td>1h</td><td>WC or write combining.</td></tr> <tr><td>2h</td><td>Reserved.</td></tr> <tr><td>3h</td><td>Reserved.</td></tr> <tr><td>4h</td><td>WT or write through.</td></tr> <tr><td>5h</td><td>WP or write protect.</td></tr> <tr><td>6h</td><td>WB or write back.</td></tr> <tr><td>7h</td><td>Reserved.</td></tr> </tbody> </table>	Value	Description	0h	UC or uncacheable.	1h	WC or write combining.	2h	Reserved.	3h	Reserved.	4h	WT or write through.	5h	WP or write protect.	6h	WB or write back.	7h	Reserved.
Value	Description																		
0h	UC or uncacheable.																		
1h	WC or write combining.																		
2h	Reserved.																		
3h	Reserved.																		
4h	WT or write through.																		
5h	WP or write protect.																		
6h	WB or write back.																		
7h	Reserved.																		
55:53	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.																		
52	<b>RdDram_4K_F6000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
51	<b>WrDram_4K_F6000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
50:48	<b>MemType_4K_F6000: memory type.</b> Read-write. Reset: XXXb. <b>ValidValues:</b>																		
	<table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr><td>0h</td><td>UC or uncacheable.</td></tr> </tbody> </table>	Value	Description	0h	UC or uncacheable.														
Value	Description																		
0h	UC or uncacheable.																		

	1h	WC or write combining.
	2h	Reserved.
	3h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
47:45	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.	
44	<b>RdDram_4K_F5000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.	
43	<b>WrDram_4K_F5000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.	
42:40	<b>MemType_4K_F5000: memory type.</b> Read-write. Reset: XXXb. <b>ValidValues:</b>	
	<b>Value</b>	<b>Description</b>
	0h	UC or uncacheable.
	1h	WC or write combining.
	2h	Reserved.
	3h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
39:37	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.	
36	<b>RdDram_4K_F4000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.	
35	<b>WrDram_4K_F4000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.	
34:32	<b>MemType_4K_F4000: memory type.</b> Read-write. Reset: XXXb. <b>ValidValues:</b>	
	<b>Value</b>	<b>Description</b>
	0h	UC or uncacheable.
	1h	WC or write combining.
	2h	Reserved.
	3h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
31:29	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.	
28	<b>RdDram_4K_F3000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read	

	accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
27	<b>WrDram_4K_F3000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
26:24	<b>MemType_4K_F3000: memory type.</b> Read-write. Reset: XXXb. <b>ValidValues:</b>																		
	<table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UC or uncacheable.</td> </tr> <tr> <td>1h</td> <td>WC or write combining.</td> </tr> <tr> <td>2h</td> <td>Reserved.</td> </tr> <tr> <td>3h</td> <td>Reserved.</td> </tr> <tr> <td>4h</td> <td>WT or write through.</td> </tr> <tr> <td>5h</td> <td>WP or write protect.</td> </tr> <tr> <td>6h</td> <td>WB or write back.</td> </tr> <tr> <td>7h</td> <td>Reserved.</td> </tr> </tbody> </table>	Value	Description	0h	UC or uncacheable.	1h	WC or write combining.	2h	Reserved.	3h	Reserved.	4h	WT or write through.	5h	WP or write protect.	6h	WB or write back.	7h	Reserved.
Value	Description																		
0h	UC or uncacheable.																		
1h	WC or write combining.																		
2h	Reserved.																		
3h	Reserved.																		
4h	WT or write through.																		
5h	WP or write protect.																		
6h	WB or write back.																		
7h	Reserved.																		
23:21	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.																		
20	<b>RdDram_4K_F2000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
19	<b>WrDram_4K_F2000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
18:16	<b>MemType_4K_F2000: memory type.</b> Read-write. Reset: XXXb. <b>ValidValues:</b>																		
	<table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UC or uncacheable.</td> </tr> <tr> <td>1h</td> <td>WC or write combining.</td> </tr> <tr> <td>2h</td> <td>Reserved.</td> </tr> <tr> <td>3h</td> <td>Reserved.</td> </tr> <tr> <td>4h</td> <td>WT or write through.</td> </tr> <tr> <td>5h</td> <td>WP or write protect.</td> </tr> <tr> <td>6h</td> <td>WB or write back.</td> </tr> <tr> <td>7h</td> <td>Reserved.</td> </tr> </tbody> </table>	Value	Description	0h	UC or uncacheable.	1h	WC or write combining.	2h	Reserved.	3h	Reserved.	4h	WT or write through.	5h	WP or write protect.	6h	WB or write back.	7h	Reserved.
Value	Description																		
0h	UC or uncacheable.																		
1h	WC or write combining.																		
2h	Reserved.																		
3h	Reserved.																		
4h	WT or write through.																		
5h	WP or write protect.																		
6h	WB or write back.																		
7h	Reserved.																		
15:13	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.																		
12	<b>RdDram_4K_F1000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
11	<b>WrDram_4K_F1000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
10:8	<b>MemType_4K_F1000: memory type.</b> Read-write. Reset: XXXb. <b>ValidValues:</b>																		



	<b>Value</b>	<b>Description</b>
	0h	UC or uncacheable.
	1h	WC or write combining.
	2h	Reserved.
	3h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
7:5	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.	
4	<b>RdDram_4K_F0000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM. Address range from F0000h to F0FFF. Core::X86::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks reads of the stored value. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.	
3	<b>WrDram_4K_F0000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM. Address range from F0000h to F0FFF. Core::X86::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks reads of the stored value. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.	
2:0	<b>MemType_4K_F0000: memory type.</b> Read-write. Reset: XXXb. Address range from F0000h to F0FFFh. <b>ValidValues:</b>	
	<b>Value</b>	<b>Description</b>
	0h	UC or uncacheable.
	1h	WC or write combining.
	2h	Reserved.
	3h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.

**MSR0000\_026F [Fixed-Size MTRRs] (MtrrVarFix\_4K\_7)**

See Core::X86::Msr::MtrrVarBase for general MTRR information. Fixed MTRRs are enabled through Core::X86::Msr::MTRRdefType[MtrrDefTypeFixEn,MtrrDefTypeEn]. For addresses below 1MB, the appropriate Fixed MTRRs override the default access destination. Each fixed MTRR includes two bits, RdDram and WrDram, that determine the destination based on the access type. Writing reserved MemType values causes an error-on-write.

Core::X86::Msr::MtrrVarFix\_4K\_7\_lthree[1:0]\_core[3:0]\_nSIZE4K7; MSR0000026F

<b>Bits</b>	<b>Description</b>
63:61	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.
60	<b>RdDram_4K_FF000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.
59	<b>WrDram_4K_FF000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.

58:56	<b>MemType_4K_FF000: memory type.</b> Read-write. Reset: XXXb.
	<b>ValidValues:</b>
	<b>Value</b> <b>Description</b>
	0h              UC or uncacheable.
	1h              WC or write combining.
	2h              Reserved.
	3h              Reserved.
	4h              WT or write through.
	5h              WP or write protect.
6h              WB or write back.	
7h              Reserved.	
55:53	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.
52	<b>RdDram_4K_FE000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM.
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.
51	<b>WrDram_4K_FE000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM.
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.
50:48	<b>MemType_4K_FE000: memory type.</b> Read-write. Reset: XXXb.
	<b>ValidValues:</b>
	<b>Value</b> <b>Description</b>
	0h              UC or uncacheable.
	1h              WC or write combining.
	2h              Reserved.
	3h              Reserved.
	4h              WT or write through.
	5h              WP or write protect.
6h              WB or write back.	
7h              Reserved.	
47:45	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.
44	<b>RdDram_4K_FD000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM.
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.
43	<b>WrDram_4K_FD000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM.
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.
42:40	<b>MemType_4K_FD000: memory type.</b> Read-write. Reset: XXXb.
	<b>ValidValues:</b>
	<b>Value</b> <b>Description</b>
	0h              UC or uncacheable.
	1h              WC or write combining.
	2h              Reserved.
	3h              Reserved.
4h              WT or write through.	
5h              WP or write protect.	

	6h	WB or write back.																		
	7h	Reserved.																		
39:37	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.																			
36	<p><b>RdDram_4K_FC000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM.</p> <p>AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.</p>																			
35	<p><b>WrDram_4K_FC000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM.</p> <p>AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.</p>																			
34:32	<p><b>MemType_4K_FC000: memory type.</b> Read-write. Reset: XXXb.</p> <p><b>ValidValues:</b></p> <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UC or uncacheable.</td> </tr> <tr> <td>1h</td> <td>WC or write combining.</td> </tr> <tr> <td>2h</td> <td>Reserved.</td> </tr> <tr> <td>3h</td> <td>Reserved.</td> </tr> <tr> <td>4h</td> <td>WT or write through.</td> </tr> <tr> <td>5h</td> <td>WP or write protect.</td> </tr> <tr> <td>6h</td> <td>WB or write back.</td> </tr> <tr> <td>7h</td> <td>Reserved.</td> </tr> </tbody> </table>		Value	Description	0h	UC or uncacheable.	1h	WC or write combining.	2h	Reserved.	3h	Reserved.	4h	WT or write through.	5h	WP or write protect.	6h	WB or write back.	7h	Reserved.
Value	Description																			
0h	UC or uncacheable.																			
1h	WC or write combining.																			
2h	Reserved.																			
3h	Reserved.																			
4h	WT or write through.																			
5h	WP or write protect.																			
6h	WB or write back.																			
7h	Reserved.																			
31:29	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.																			
28	<p><b>RdDram_4K_FB000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM.</p> <p>AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.</p>																			
27	<p><b>WrDram_4K_FB000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM.</p> <p>AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.</p>																			
26:24	<p><b>MemType_4K_FB000: memory type.</b> Read-write. Reset: XXXb.</p> <p><b>ValidValues:</b></p> <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UC or uncacheable.</td> </tr> <tr> <td>1h</td> <td>WC or write combining.</td> </tr> <tr> <td>2h</td> <td>Reserved.</td> </tr> <tr> <td>3h</td> <td>Reserved.</td> </tr> <tr> <td>4h</td> <td>WT or write through.</td> </tr> <tr> <td>5h</td> <td>WP or write protect.</td> </tr> <tr> <td>6h</td> <td>WB or write back.</td> </tr> <tr> <td>7h</td> <td>Reserved.</td> </tr> </tbody> </table>		Value	Description	0h	UC or uncacheable.	1h	WC or write combining.	2h	Reserved.	3h	Reserved.	4h	WT or write through.	5h	WP or write protect.	6h	WB or write back.	7h	Reserved.
Value	Description																			
0h	UC or uncacheable.																			
1h	WC or write combining.																			
2h	Reserved.																			
3h	Reserved.																			
4h	WT or write through.																			
5h	WP or write protect.																			
6h	WB or write back.																			
7h	Reserved.																			
23:21	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.																			
20	<p><b>RdDram_4K_FA000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM.</p> <p>AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.</p>																			
19	<p><b>WrDram_4K_FA000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM.</p>																			

	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
18:16	<b>MemType_4K_FA000: memory type.</b> Read-write. Reset: XXXb. <b>ValidValues:</b>																		
	<table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UC or uncacheable.</td> </tr> <tr> <td>1h</td> <td>WC or write combining.</td> </tr> <tr> <td>2h</td> <td>Reserved.</td> </tr> <tr> <td>3h</td> <td>Reserved.</td> </tr> <tr> <td>4h</td> <td>WT or write through.</td> </tr> <tr> <td>5h</td> <td>WP or write protect.</td> </tr> <tr> <td>6h</td> <td>WB or write back.</td> </tr> <tr> <td>7h</td> <td>Reserved.</td> </tr> </tbody> </table>	Value	Description	0h	UC or uncacheable.	1h	WC or write combining.	2h	Reserved.	3h	Reserved.	4h	WT or write through.	5h	WP or write protect.	6h	WB or write back.	7h	Reserved.
Value	Description																		
0h	UC or uncacheable.																		
1h	WC or write combining.																		
2h	Reserved.																		
3h	Reserved.																		
4h	WT or write through.																		
5h	WP or write protect.																		
6h	WB or write back.																		
7h	Reserved.																		
15:13	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.																		
12	<b>RdDram_4K_F9000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
11	<b>WrDram_4K_F9000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
10:8	<b>MemType_4K_F9000: memory type.</b> Read-write. Reset: XXXb. <b>ValidValues:</b>																		
	<table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UC or uncacheable.</td> </tr> <tr> <td>1h</td> <td>WC or write combining.</td> </tr> <tr> <td>2h</td> <td>Reserved.</td> </tr> <tr> <td>3h</td> <td>Reserved.</td> </tr> <tr> <td>4h</td> <td>WT or write through.</td> </tr> <tr> <td>5h</td> <td>WP or write protect.</td> </tr> <tr> <td>6h</td> <td>WB or write back.</td> </tr> <tr> <td>7h</td> <td>Reserved.</td> </tr> </tbody> </table>	Value	Description	0h	UC or uncacheable.	1h	WC or write combining.	2h	Reserved.	3h	Reserved.	4h	WT or write through.	5h	WP or write protect.	6h	WB or write back.	7h	Reserved.
Value	Description																		
0h	UC or uncacheable.																		
1h	WC or write combining.																		
2h	Reserved.																		
3h	Reserved.																		
4h	WT or write through.																		
5h	WP or write protect.																		
6h	WB or write back.																		
7h	Reserved.																		
7:5	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.																		
4	<b>RdDram_4K_F8000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM. Address range from F8000h to F8FFFh. Core::X86::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks reads of the stored value. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
3	<b>WrDram_4K_F8000: write DRAM.</b> 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM. Address range from F8000h to F8FFFh. Core::X86::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks reads of the stored value. AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Xb : Fixed,0.																		
2:0	<b>MemType_4K_F8000: memory type.</b> Read-write. Reset: XXXb. Address range from F8000h to F8FFFh. <b>ValidValues:</b>																		
	<table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UC or uncacheable.</td> </tr> </tbody> </table>	Value	Description	0h	UC or uncacheable.														
Value	Description																		
0h	UC or uncacheable.																		

1h	WC or write combining.
2h	Reserved.
3h	Reserved.
4h	WT or write through.
5h	WP or write protect.
6h	WB or write back.
7h	Reserved.

**MSR0000\_0277 [Page Attribute Table] (PAT)**

Reset: 0007\_0406\_0007\_0406h.

This register specifies the memory type based on the PAT, PCD, and PWT bits in the virtual address page tables.

Core::X86::Msr::PAT\_lthree[1:0]\_core[3:0]\_thread[1:0]; MSR00000277

Bits	Description																		
63:59	Reserved. Read-only, Error-on-write-1. Reset: Fixed, 0.																		
58:56	<b>PA7MemType</b> . Read-write. Reset: 0h. Default UC. MemType for {PAT, PCD, PWT} = 7h. <b>ValidValues:</b>																		
	<table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr><td>0h</td><td>UC or uncacheable.</td></tr> <tr><td>1h</td><td>WC or write combining.</td></tr> <tr><td>2h</td><td>Reserved.</td></tr> <tr><td>3h</td><td>Reserved.</td></tr> <tr><td>4h</td><td>WT or write through.</td></tr> <tr><td>5h</td><td>WP or write protect.</td></tr> <tr><td>6h</td><td>WB or write back.</td></tr> <tr><td>7h</td><td>Reserved.</td></tr> </tbody> </table>	Value	Description	0h	UC or uncacheable.	1h	WC or write combining.	2h	Reserved.	3h	Reserved.	4h	WT or write through.	5h	WP or write protect.	6h	WB or write back.	7h	Reserved.
Value	Description																		
0h	UC or uncacheable.																		
1h	WC or write combining.																		
2h	Reserved.																		
3h	Reserved.																		
4h	WT or write through.																		
5h	WP or write protect.																		
6h	WB or write back.																		
7h	Reserved.																		
55:51	Reserved. Read-only, Error-on-write-1. Reset: Fixed, 0.																		
50:48	<b>PA6MemType</b> . Read-write. Reset: 7h. Default UC. MemType for {PAT, PCD, PWT} = 6h. <b>ValidValues:</b>																		
	<table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr><td>0h</td><td>UC or uncacheable.</td></tr> <tr><td>1h</td><td>WC or write combining.</td></tr> <tr><td>2h</td><td>Reserved.</td></tr> <tr><td>3h</td><td>Reserved.</td></tr> <tr><td>4h</td><td>WT or write through.</td></tr> <tr><td>5h</td><td>WP or write protect.</td></tr> <tr><td>6h</td><td>WB or write back.</td></tr> <tr><td>7h</td><td>Reserved.</td></tr> </tbody> </table>	Value	Description	0h	UC or uncacheable.	1h	WC or write combining.	2h	Reserved.	3h	Reserved.	4h	WT or write through.	5h	WP or write protect.	6h	WB or write back.	7h	Reserved.
Value	Description																		
0h	UC or uncacheable.																		
1h	WC or write combining.																		
2h	Reserved.																		
3h	Reserved.																		
4h	WT or write through.																		
5h	WP or write protect.																		
6h	WB or write back.																		
7h	Reserved.																		
47:43	Reserved. Read-only, Error-on-write-1. Reset: Fixed, 0.																		
42:40	<b>PA5MemType</b> . Read-write. Reset: 4h. Default WT. MemType for {PAT, PCD, PWT} = 5h. <b>ValidValues:</b>																		
	<table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr><td>0h</td><td>UC or uncacheable.</td></tr> <tr><td>1h</td><td>WC or write combining.</td></tr> <tr><td>2h</td><td>Reserved.</td></tr> <tr><td>3h</td><td>Reserved.</td></tr> <tr><td>4h</td><td>WT or write through.</td></tr> <tr><td>5h</td><td>WP or write protect.</td></tr> <tr><td>6h</td><td>WB or write back.</td></tr> <tr><td>7h</td><td>Reserved.</td></tr> </tbody> </table>	Value	Description	0h	UC or uncacheable.	1h	WC or write combining.	2h	Reserved.	3h	Reserved.	4h	WT or write through.	5h	WP or write protect.	6h	WB or write back.	7h	Reserved.
Value	Description																		
0h	UC or uncacheable.																		
1h	WC or write combining.																		
2h	Reserved.																		
3h	Reserved.																		
4h	WT or write through.																		
5h	WP or write protect.																		
6h	WB or write back.																		
7h	Reserved.																		

39:35	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.																		
34:32	<b>PA4MemType.</b> Read-write. Reset: 6h. Default WB. MemType for {PAT, PCD, PWT} = 4h. <b>ValidValues:</b> <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UC or uncacheable.</td> </tr> <tr> <td>1h</td> <td>WC or write combining.</td> </tr> <tr> <td>2h</td> <td>Reserved.</td> </tr> <tr> <td>3h</td> <td>Reserved.</td> </tr> <tr> <td>4h</td> <td>WT or write through.</td> </tr> <tr> <td>5h</td> <td>WP or write protect.</td> </tr> <tr> <td>6h</td> <td>WB or write back.</td> </tr> <tr> <td>7h</td> <td>Reserved.</td> </tr> </tbody> </table>	Value	Description	0h	UC or uncacheable.	1h	WC or write combining.	2h	Reserved.	3h	Reserved.	4h	WT or write through.	5h	WP or write protect.	6h	WB or write back.	7h	Reserved.
Value	Description																		
0h	UC or uncacheable.																		
1h	WC or write combining.																		
2h	Reserved.																		
3h	Reserved.																		
4h	WT or write through.																		
5h	WP or write protect.																		
6h	WB or write back.																		
7h	Reserved.																		
31:27	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.																		
26:24	<b>PA3MemType.</b> Read-write. Reset: 0h. Default UC. MemType for {PAT, PCD, PWT} = 3h. <b>ValidValues:</b> <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UC or uncacheable.</td> </tr> <tr> <td>1h</td> <td>WC or write combining.</td> </tr> <tr> <td>2h</td> <td>Reserved.</td> </tr> <tr> <td>3h</td> <td>Reserved.</td> </tr> <tr> <td>4h</td> <td>WT or write through.</td> </tr> <tr> <td>5h</td> <td>WP or write protect.</td> </tr> <tr> <td>6h</td> <td>WB or write back.</td> </tr> <tr> <td>7h</td> <td>Reserved.</td> </tr> </tbody> </table>	Value	Description	0h	UC or uncacheable.	1h	WC or write combining.	2h	Reserved.	3h	Reserved.	4h	WT or write through.	5h	WP or write protect.	6h	WB or write back.	7h	Reserved.
Value	Description																		
0h	UC or uncacheable.																		
1h	WC or write combining.																		
2h	Reserved.																		
3h	Reserved.																		
4h	WT or write through.																		
5h	WP or write protect.																		
6h	WB or write back.																		
7h	Reserved.																		
23:19	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.																		
18:16	<b>PA2MemType.</b> Read-write. Reset: 7h. Default UC. MemType for {PAT, PCD, PWT} = 2h. <b>ValidValues:</b> <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UC or uncacheable.</td> </tr> <tr> <td>1h</td> <td>WC or write combining.</td> </tr> <tr> <td>2h</td> <td>Reserved.</td> </tr> <tr> <td>3h</td> <td>Reserved.</td> </tr> <tr> <td>4h</td> <td>WT or write through.</td> </tr> <tr> <td>5h</td> <td>WP or write protect.</td> </tr> <tr> <td>6h</td> <td>WB or write back.</td> </tr> <tr> <td>7h</td> <td>Reserved.</td> </tr> </tbody> </table>	Value	Description	0h	UC or uncacheable.	1h	WC or write combining.	2h	Reserved.	3h	Reserved.	4h	WT or write through.	5h	WP or write protect.	6h	WB or write back.	7h	Reserved.
Value	Description																		
0h	UC or uncacheable.																		
1h	WC or write combining.																		
2h	Reserved.																		
3h	Reserved.																		
4h	WT or write through.																		
5h	WP or write protect.																		
6h	WB or write back.																		
7h	Reserved.																		
15:11	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.																		
10:8	<b>PA1MemType.</b> Read-write. Reset: 4h. Default WT. MemType for {PAT, PCD, PWT} = 1h. <b>ValidValues:</b> <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UC or uncacheable.</td> </tr> <tr> <td>1h</td> <td>WC or write combining.</td> </tr> <tr> <td>2h</td> <td>Reserved.</td> </tr> <tr> <td>3h</td> <td>Reserved.</td> </tr> <tr> <td>4h</td> <td>WT or write through.</td> </tr> <tr> <td>5h</td> <td>WP or write protect.</td> </tr> <tr> <td>6h</td> <td>WB or write back.</td> </tr> <tr> <td>7h</td> <td>Reserved.</td> </tr> </tbody> </table>	Value	Description	0h	UC or uncacheable.	1h	WC or write combining.	2h	Reserved.	3h	Reserved.	4h	WT or write through.	5h	WP or write protect.	6h	WB or write back.	7h	Reserved.
Value	Description																		
0h	UC or uncacheable.																		
1h	WC or write combining.																		
2h	Reserved.																		
3h	Reserved.																		
4h	WT or write through.																		
5h	WP or write protect.																		
6h	WB or write back.																		
7h	Reserved.																		

7:3	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.																		
2:0	<b>PA0MemType.</b> Read-write. Reset: 6h. MemType for {PAT, PCD, PWT} = 0h.																		
	<b>ValidValues:</b>																		
	<table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UC or uncacheable.</td> </tr> <tr> <td>1h</td> <td>WC or write combining.</td> </tr> <tr> <td>2h</td> <td>Reserved.</td> </tr> <tr> <td>3h</td> <td>Reserved.</td> </tr> <tr> <td>4h</td> <td>WT or write through.</td> </tr> <tr> <td>5h</td> <td>WP or write protect.</td> </tr> <tr> <td>6h</td> <td>WB or write back.</td> </tr> <tr> <td>7h</td> <td>Reserved.</td> </tr> </tbody> </table>	Value	Description	0h	UC or uncacheable.	1h	WC or write combining.	2h	Reserved.	3h	Reserved.	4h	WT or write through.	5h	WP or write protect.	6h	WB or write back.	7h	Reserved.
Value	Description																		
0h	UC or uncacheable.																		
1h	WC or write combining.																		
2h	Reserved.																		
3h	Reserved.																		
4h	WT or write through.																		
5h	WP or write protect.																		
6h	WB or write back.																		
7h	Reserved.																		

**MSR0000\_02FF [MTRR Default Memory Type] (MTRRdefType)**

Reset: 0000_0000_0000_0000h.	
See Core::X86::Msr::MtrrVarBase for general MTRR information.	
Core::X86::Msr::MTRRdefType_1three[1:0]_core[3:0]; MSR000002FF	
Bits	Description
63:12	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.
11	<b>MtrrDefTypeEn: variable and fixed MTRR enable.</b> Read-write. Reset: 0. 0=Fixed and variable MTRRs are not enabled. 1=Core::X86::Msr::MtrrVarBase, and Core::X86::Msr::MtrrVar_64K through Core::X86::Msr::MtrrVarFix_4K_7 are enabled.
10	<b>MtrrDefTypeFixEn: fixed MTRR enable.</b> Read-write. Reset: 0. 0=Core::X86::Msr::MtrrVar_64K through Core::X86::Msr::MtrrVarFix_4K_7 are not enabled. 1=Core::X86::Msr::MtrrVar_64K through Core::X86::Msr::MtrrVarFix_4K_7 are enabled. This field is ignored (and the fixed MTRRs are not enabled) if Core::X86::Msr::MTRRdefType[MtrrDefTypeEn] == 0.
9:8	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.
7:0	<b>MemType: memory type.</b> Read-write. Reset: 0. <b>Description:</b> If MtrrDefTypeEn == 1 then MemType specifies the memory type for memory space that is not specified by either the fixed or variable range MTRRs. If MtrrDefTypeEn == 0 then the default memory type for all of memory is UC. Valid encodings are {00000b, Core::X86::Msr::MtrrVar_64K through Core::X86::Msr::MtrrVarFix_4K_7[2:0]}. Other write values cause a GP(0).

**2.1.12.2 MSRs - MSRC000\_0xxx**

See 1.3.3 [Register Mnemonics] for a description of the register naming convention. MSRs are accessed through x86 WRMSR and RDMSR instructions.

**MSRC000\_0080 [Extended Feature Enable] (EFER)**

Reset: 0000_0000_0000_0000h.	
SKINIT Execution: 0000000000000000h.	
Core::X86::Msr::EFER_1three[1:0]_core[3:0]_thread[1:0]; MSRC0000080	
Bits	Description
63:16	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.
15	Reserved.
14	<b>FFXSE: fast FXSAVE/FRSTOR enable.</b> Read-write. Reset: 0. 1=Enables the fast FXSAVE/FRSTOR mechanism. A 64-bit operating system may enable the fast FXSAVE/FRSTOR mechanism if (Core::X86::Cpuid::FeatureExtIdEdx[FFXSR] == 1). This bit is set once by the operating system and its value is not changed afterwards.
13	<b>LMSLE: long mode segment limit enable.</b> Read-write. Reset: 0. 1=Enables the long mode segment

	limit check mechanism.
12	<b>SVME: secure virtual machine (SVM) enable.</b> Reset: Fixed,0. 1=SVM features are enabled. AccessType: Core::X86::Msr::VM_CR[SvmeDisable] ? Read-only,Error-on-write-1 : Read-write.
11	<b>NXE: no-execute page enable.</b> Read-write. Reset: 0. 1=The no-execute page protection feature is enabled.
10	<b>LMA: long mode active.</b> Read-only. Reset: 0. 1=Indicates that long mode is active.
9	Reserved. Read-only,Error-on-write-1. Reset: Fixed,0.
8	<b>LME: long mode enable.</b> Read-write. Reset: 0. 1=Long mode is enabled.
7:1	Reserved. Read-only. Reset: Fixed,0.
0	<b>SYSCALL: system call extension enable.</b> Read-write. Reset: 0. 1=SYSCALL and SYSRET instructions are enabled. This adds the SYSCALL and SYSRET instructions which can be used in flat addressed operating systems as low latency system calls and returns.

**MSRC000\_0081 [SYSCALL Target Address] (STAR)**

Read-write. Reset: 0000_0000_0000_0000h.	
This register holds the target address used by the SYSCALL instruction and the code and stack segment selector bases used by the SYSCALL and SYSRET instructions.	
Core::X86::Msr::STAR_lthree[1:0]_core[3:0]_thread[1:0]; MSRC0000081	
Bits	Description
63:48	<b>SysRetSel: SYSRET CS and SS.</b> Read-write. Reset: 0.
47:32	<b>SysCallSel: SYSCALL CS and SS.</b> Read-write. Reset: 0.
31:0	<b>Target: SYSCALL target address.</b> Read-write. Reset: 0.

**MSRC000\_0082 [Long Mode SYSCALL Target Address] (STAR64)**

Read-write. Reset: 0000_0000_0000_0000h.	
Core::X86::Msr::STAR64_lthree[1:0]_core[3:0]_thread[1:0]; MSRC0000082	
Bits	Description
63:0	<b>LSTAR: long mode target address.</b> Read-write. Reset: 0. Target address for 64-bit mode calling programs. The address stored in this register must be in canonical form (if not canonical, a #GP fault occurs).

**MSRC000\_0083 [Compatibility Mode SYSCALL Target Address] (STARCOMPAT)**

Read-write. Reset: 0000_0000_0000_0000h.	
Core::X86::Msr::STARCOMPAT_lthree[1:0]_core[3:0]_thread[1:0]; MSRC0000083	
Bits	Description
63:0	<b>CSTAR: compatibility mode target address.</b> Read-write. Reset: 0. Target address for compatibility mode. The address stored in this register must be in canonical form (if not canonical, a #GP fault occurs).

**MSRC000\_0084 [SYSCALL Flag Mask] (SYSCALL\_FLAG\_MASK)**

Reset: 0000_0000_0000_0000h.	
Core::X86::Msr::SYSCALL_FLAG_MASK_lthree[1:0]_core[3:0]_thread[1:0]; MSRC0000084	
Bits	Description
63:32	Reserved. Read-only. Reset: Fixed,0.
31:0	<b>Mask: SYSCALL flag mask.</b> Read-write. Reset: 0000_0000h. This register holds the EFLAGS mask used by the SYSCALL instruction. 1=Clear the corresponding EFLAGS bit when executing the SYSCALL instruction.

**MSRC000\_00E7 [Read-Only Max Performance Frequency Clock Count] (MPerfReadOnly)**

Reset: 0000_0000_0000_0000h.	
Core::X86::Msr::MPerfReadOnly_lthree[1:0]_core[3:0]_thread[1:0]; MSRC00000E7	
Bits	Description



63:0	<b>MPerfReadOnly: read-only maximum core clocks counter.</b> Reset: 0. Incremented by hardware at the P0 frequency while the core is in C0. In combination with Core::X86::Msr::APerfReadOnly, this is used to determine the effective frequency of the core. A read of this MSR in guest mode is affected by Core::X86::Msr::TscRateMsr. This field uses software P-state numbering. See Core::X86::Msr::HWCR[EffFreqCntMwait], 2.1.4 [Effective Frequency]. This register is not affected by writes to Core::X86::Msr::MPERF.
	AccessType: Core::X86::Msr::HWCR[EffFreqReadOnlyLock] ? Read-only, Volatile : Read-write, Volatile.

**MSRC000\_00E8 [Read-Only Actual Performance Frequency Clock Count] (APerfReadOnly)**

Reset: 0000_0000_0000_0000h.	
Core::X86::Msr::APerfReadOnly_1three[1:0]_core[3:0]_thread[1:0]; MSRC00000E8	
Bits	Description
63:0	<b>APerfReadOnly: read-only actual core clocks counter.</b> Reset: 0. This register increments in proportion to the actual number of core clocks cycles while the core is in C0. See Core::X86::Msr::MPerfReadOnly. This register is not affected by writes to Core::X86::Msr::APERF.
	AccessType: Core::X86::Msr::HWCR[EffFreqReadOnlyLock] ? Read-only, Volatile : Read-write, Volatile.

**MSRC000\_00E9 [Read-Only Instructions Retired Performance Count] (IRPerfReadOnly)**

Read-only, Volatile. Reset: 0000_0000_0000_0000h.	
Core::X86::Msr::IRPerfReadOnly_1three[1:0]_core[3:0]_thread[1:0]; MSRC00000E9	
Bits	Description
63:0	<b>IRPerfReadOnly: instructions retired counter.</b> Read-only, Volatile. Reset: 0. Dedicated Instructions Retired register increments on once for every instruction retired. See Core::X86::Msr::HWCR[IRPerfEn].

**MSRC000\_0100 [FS Base] (FS\_BASE)**

Read-write. Reset: 0000_0000_0000_0000h.	
Core::X86::Msr::FS_BASE_1three[1:0]_core[3:0]_thread[1:0]; MSRC0000100	
Bits	Description
63:0	<b>FSBase: expanded FS segment base.</b> Read-write. Reset: 0. This register provides access to the expanded 64-bit FS segment base. The address stored in this register must be in canonical form (if not canonical, a #GP fault fill occurs).

**MSRC000\_0101 [GS Base] (GS\_BASE)**

Read-write. Reset: 0000_0000_0000_0000h.	
Core::X86::Msr::GS_BASE_1three[1:0]_core[3:0]_thread[1:0]; MSRC0000101	
Bits	Description
63:0	<b>GSBase: expanded GS segment base.</b> Read-write. Reset: 0. This register provides access to the expanded 64-bit GS segment base. The address stored in this register must be in canonical form (if not canonical, a #GP fault fill occurs).

**MSRC000\_0102 [Kernel GS Base] (KernelGSbase)**

Read-write. Reset: 0000_0000_0000_0000h.	
Core::X86::Msr::KernelGSbase_1three[1:0]_core[3:0]_thread[1:0]; MSRC0000102	
Bits	Description
63:0	<b>KernelGSBase: kernel data structure pointer.</b> Read-write. Reset: 0. This register holds the kernel data structure pointer which can be swapped with the GS_BASE register using the SwapGS instruction. The address stored in this register must be in canonical form (if not canonical, a #GP fault occurs).

**MSRC000\_0103 [Auxiliary Time Stamp Counter] (TSC\_AUX)**

Read-write, Volatile. Reset: 0000_0000_0000_0000h.	
----------------------------------------------------	--

Core::X86::Msr::TSC_AUX_lthree[1:0]_core[3:0]_thread[1:0]; MSRC0000103	
Bits	Description
63:32	Reserved.
31:0	<b>TscAux: auxiliary time stamp counter data.</b> Read-write, Volatile. Reset: 0. It is expected that this is initialized by privileged software to a meaningful value, such as a processor ID. This value is returned in the RDTSCP instruction.

### MSRC000\_0104 [Time Stamp Counter Ratio] (TscRateMsr)

Reset: 0000_0001_0000_0000h.	
Core::X86::Msr::TscRateMsr allows the hypervisor to control the guest's view of the Time Stamp Counter. It provides a multiplier that scales the value returned when Core::X86::Msr::TSC[TSC], Core::X86::Msr::MPERF[MPERF], and Core::X86::Msr::MPerfReadOnly[MPerfReadOnly] are read by a guest running under virtualization. This allows the hypervisor to provide a consistent TSC, MPERF, and MPerfReadOnly rate for a guest process when moving that process between cores that have a differing P0 rate. The TSC Ratio MSR does not affect the value read from the TSC, MPERF, and MPerfReadOnly MSRs when read when in host mode or when virtualization is not being used or when accessed by code executed in system management mode (SMM) unless the SMM code is executed within a guest container. The TSC Ratio value does not affect the rate of the underlying TSC, MPERF, and MPerfReadOnly counters, or the value that gets written to the TSC, MPERF, and MPerfReadOnly MSRs counters on a write by either the host or the guest. The TSC Ratio MSR contains a fixed-point number in 8.32 format, which is 8 bits of integer and 32 bits of fraction. This number is the ratio of the desired P0 frequency to the P0 frequency of the core. The reset value of the TSC Ratio MSR is 1.0, which results in a guest frequency matches the core P0 frequency.	
Core::X86::Msr::TscRateMsr_lthree[1:0]_core[3:0]_thread[1:0]; MSRC0000104	
Bits	Description
63:40	Reserved. Read-only, Error-on-write-1. Reset: Fixed, 0.
39:32	<b>TscRateMsrInt: time stamp counter rate integer.</b> Read-write. Reset: 01h. Specifies the integer part of the MSR TSC ratio value.
31:0	<b>TscRateMsrFrac: time stamp counter rate fraction.</b> Read-write. Reset: 0000_0000h. Specifies the fractional part of the MSR TSC ratio value.

### MSRC000\_0410 [MCA Interrupt Configuration] (McaIntrCfg)

Read-write. Reset: 0000_0000_0000_0000h.	
Core::X86::Msr::McaIntrCfg; MSRC0000410	
Bits	Description
63:16	Reserved.
15:12	<b>ThresholdLvtOffset.</b> Read-write. Reset: 0h. For error thresholding interrupts, specifies the address of the LVT entry in the APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see Core::X86::Apic::ExtendedInterruptLvtEntries).
11:8	Reserved.
7:4	<b>DeferredLvtOffset.</b> Read-write. Reset: 00h. <b>Description:</b> For deferred error interrupts, specifies the address of the LVT entry in the APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see APIC[530:500]).
3:0	Reserved.

#### 2.1.12.3 MSRs - MSRC000\_2xxx

The MCA registers including the legacy aliases (MSR0000\_000[1:0], MSR0000\_04xx) are mapped to MSRC000\_2xxx. See 3.2 [MCA Registers].

#### 2.1.12.4 MSRs - MSRC001\_0xxx

See 1.3.3 [Register Mnemonics] for a description of the register naming convention. MSRs are accessed through x86 WRMSR and RDMSR instructions.

#### MSRC001\_0000 [Performance Event Select [3:0]] (PERF\_LEGACY\_CTL)

Read-write. Reset: 0000_0000_0000_0000h.	
The legacy alias of Core::X86::Msr::PERF_CTL. See Core::X86::Msr::PERF_CTL.	
Core::X86::Msr::PERF_LEGACY_CTL_lthree[1:0]_core[3:0]_thread[1:0]_n[3:0]; MSRC001_000[3:0]	
Bits	Description
63:42	Reserved.
41:40	<b>HostGuestOnly: count only host/guest events.</b> Read-write. Reset: 0.
39:36	Reserved.
35:32	<b>EventSelect[11:8]: performance event select.</b> Read-write. Reset: 0.
31:24	<b>CntMask: counter mask.</b> Read-write. Reset: 0.
23	<b>Inv: invert counter mask.</b> Read-write. Reset: 0.
22	<b>En: enable performance counter.</b> Read-write. Reset: 0.
21	Reserved.
20	<b>Int: enable APIC interrupt.</b> Read-write. Reset: 0.
19	Reserved.
18	<b>Edge: edge detect.</b> Read-write. Reset: 0.
17:16	<b>OsUserMode: OS and user mode.</b> Read-write. Reset: 0.
15:8	<b>UnitMask: event qualification.</b> Read-write. Reset: 0.
7:0	<b>EventSelect[7:0]: event select.</b> Read-write. Reset: 0.

#### MSRC001\_0004 [Performance Event Counter [3:0]] (PERF\_LEGACY\_CTR)

Read-write, Volatile. Reset: 0000_0000_0000_0000h.	
The legacy alias of Core::X86::Msr::PERF_CTR. See Core::X86::Msr::PERF_CTR.	
Core::X86::Msr::PERF_LEGACY_CTR_lthree[1:0]_core[3:0]_thread[1:0]_n[3:0]; MSRC001_000[7:4]	
Bits	Description
63:48	Reserved.
47:0	<b>CTR: performance counter value.</b> Read-write, Volatile. Reset: 0.

#### MSRC001\_0010 [System Configuration] (SYS\_CFG)

Read-write. Reset: 0000_0000_0000_0000h.	
Core::X86::Msr::SYS_CFG_lthree[1:0]_core[3:0]; MSRC0010010	
Bits	Description
63:23	Reserved.
22	<b>Tom2ForceMemTypeWB: top of memory 2 memory type write back.</b> Read-write. Reset: 0. 1=The default memory type of memory between 4GB and TOM2 is write back instead of the memory type defined by Core::X86::Msr::MTRRdefType[MemType]. For this bit to have any effect, Core::X86::Msr::MTRRdefType[MtrrDefTypeEn] must be 1. MTRRs and PAT can be used to override this memory type.
21	<b>MtrrTom2En: MTRR top of memory 2 enable.</b> Read-write. Reset: 0. 0=Core::X86::Msr::TOM2 is disabled. 1= Core::X86::Msr::TOM2 is enabled.
20	<b>MtrrVarDramEn: MTRR variable DRAM enable.</b> Read-write. Reset: 0. Init: BIOS, 1. 0=Core::X86::Msr::TOP_MEM and IORRs are disabled. 1=These registers are enabled.
19	<b>MtrrFixDramModEn: MTRR fixed RdDram and WrDram modification enable.</b> Read-write. Reset: 0. Check: 0. 0=Core::X86::Msr::MtrrVar_64K through Core::X86::Msr::MtrrVarFix_4K_7 [RdDram, WrDram] read values is masked 00b; writing does not change the hidden value. 1=Core::X86::Msr::MtrrVar_64K through Core::X86::Msr::MtrrVarFix_4K_7 [RdDram, WrDram] access type is Read-write. Not shared between threads. Controls access to

	Core::X86::Msr::MtrrVar_64K through Core::X86::Msr::MtrrVarFix_4K_7 [RdDram ,WrDram]. This bit should be set to 1 during BIOS initialization of the fixed MTRRs, then cleared to 0 for operation.
18	<b>MtrrFixDramEn: MTRR fixed RdDram and WrDram attributes enable.</b> Read-write. Reset: 0. Init: BIOS,1. 1=Enables the RdDram and WrDram attributes in Core::X86::Msr::MtrrVar_64K through Core::X86::Msr::MtrrVarFix_4K_7.
17:0	Reserved.

**MSRC001\_0015 [Hardware Configuration] (HWCR)**

Reset: 0000_0000_0100_0010h.	
Core::X86::Msr::HWCR_three[1:0]_core[3:0]_thread[1:0]; MSRC0010015	
Bits	Description
63:31	Reserved.
30	<b>IRPerfEn: enable instructions retired counter.</b> Read-write. Reset: 0. 1=Enable Core::X86::Msr::IRPerfReadOnly.
29	<b>CSEnable: connected standby enable.</b> Read-write. Reset: 0. 0=Connected standby feature is disabled; No Local APIC writes to NB PCI space or C6 save space will occur on C6 entry; No Local APIC restore from C6 save space will occur on C6 exit; No C6 state save skip will occur. 1=Connected standby feature is enabled; Local APIC writes to NB PCI Space and C6 save space can occur if Core::X86::Msr::APIC_BAR[ApicEn] is set; Local APIC restore from C6 save space on C6 exit can occur if Core::X86::Msr::APIC_BAR[ApicEn].
28	Reserved.
27	<b>EffFreqReadOnlyLock: read-only effective frequency counter lock.</b> Write-1-only. Reset: 0. Init: BIOS,1. 1=Core::X86::Msr::MPerfReadOnly and Core::X86::Msr::APerfReadOnly are read-only.
26	<b>EffFreqCntMwait: effective frequency counting during mwait.</b> Read-write. Reset: 0. 0=The registers do not increment. 1=The registers increment. Specifies whether Core::X86::Msr::MPERF and Core::X86::Msr::APERF increment while the core is in the monitor event pending state. See 2.1.4 [Effective Frequency].
25	<b>CpbDis: core performance boost disable.</b> Read-write. Reset: 0. 0=CPB is requested to be enabled. 1=CPB is disabled. Specifies whether core performance boost is requested to be enabled or disabled. If core performance boost is disabled while a core is in a boosted P-state, the core automatically transitions to the highest performance non-boosted P-state.
24	<b>TscFreqSel: TSC frequency select.</b> Read-only. Reset: 1. 1=The TSC increments at the P0 frequency.
23:22	Reserved.
21	<b>LockTscToCurrentP0: lock the TSC to the current P0 frequency.</b> Read-write. Reset: 0. 0=The TSC will count at the P0 frequency. 1=The TSC frequency is locked to the current P0 frequency at the time this bit is set and remains fixed regardless of future changes to the P0 frequency.
20	<b>IoCfgGpFault: IO-space configuration causes a GP fault.</b> Read-write. Reset: 0. 1=IO-space accesses to configuration space cause a GP fault. The fault is triggered if any part of the IO read/write address range is between CF8h and CFFh, inclusive. These faults only result from single IO instructions, not to string and REP IO instructions. This fault takes priority over the IO trap mechanism described by Core::X86::Msr::SMI_ON_IO_TRAP_CTL_STS.
19	Reserved.
18	<b>McStatusWrEn: machine check status write enable.</b> Read-write. Reset: 0. 0=MCi_STATUS registers are readable; writing a non-zero pattern to these registers causes a general protection fault. 1=MCi_STATUS registers are read-write, including reserved fields; do not cause general protection faults; such writes update all implemented bits in these registers; All fields of all threshold registers are Read-write when accessed from MSR space, including Locked, except BlkPtr which is always read-only; McStatusWrEn does not change the access type for the thresholding registers accessed via configuration space. <b>Description:</b> McStatusWrEn can be used to debug machine check exception and interrupt handlers. See 3.1 [Machine Check Architecture].
17	<b>Wrap32Dis: 32-bit address wrap disable.</b> Read-write. Reset: 0. 1=Disable 32-bit address wrapping.

	Software can use Wrap32Dis to access physical memory above 4 Gbytes without switching into 64-bit mode. To do so, software should write a greater-than 4 Gbyte address to Core::X86::Msr::FS_BASE and Core::X86::Msr::GS_BASE. Then it would address $\pm 2$ Gbytes from one of those bases using normal memory reference instructions with a FS or GS override prefix. However, the INVLPG, FST, and SSE store instructions generate 32-bit addresses in legacy mode, regardless of the state of Wrap32Dis.
16:15	Reserved.
14	<b>RsmSpCycDis: RSM special bus cycle disable.</b> Reset: 0. 0=A link special bus cycle, SMIACK, is generated on a resume from SMI. AccessType: Core::X86::Msr::HWCR[SmmLock] ? Read-only : Read-write.
13	<b>SmiSpCycDis: SMI special bus cycle disable.</b> Reset: 0. 0=A link special bus cycle, SMIACK, is generated when an SMI interrupt is taken. AccessType: Core::X86::Msr::HWCR[SmmLock] ? Read-only : Read-write.
12:11	Reserved.
10	<b>MonMwaitUserEn: MONITOR/MWAIT user mode enable.</b> Read-write. Reset: 0. 0=The MONITOR and MWAIT instructions are supported only in privilege level 0; these instructions in privilege levels 1 to 3 cause a #UD exception. 1=The MONITOR and MWAIT instructions are supported in all privilege levels. The state of this bit is ignored if MonMwaitDis is set.
9	<b>MonMwaitDis: MONITOR and MWAIT disable.</b> Read-write. Reset: 0. 1=The MONITOR and MWAIT opcodes become invalid. This affects what is reported back through Core::X86::Cpuid::FeatureIdEcx[Monitor].
8	<b>IgnneEm: IGNNE port emulation enable.</b> Read-write. Reset: 0. 1=Enable emulation of IGNNE port.
7	<b>AllowFerrOnNe: allow FERR on NE.</b> Read-write. Reset: 0. 0=Disable legacy FERR signaling and generate FERR exception directly. 1=Legacy FERR signaling.
6:5	Reserved.
4	<b>INVDWBINVD: INVD to WBINVD conversion.</b> Read-write. Reset: 1. Check: 1. 1=Convert INVD to WBINVD. <b>Description:</b> This bit is required to be set for normal operation when any of the following are true: <ul style="list-style-type: none"> <li>• An L2 is shared by multiple threads.</li> <li>• An L3 is shared by multiple cores.</li> <li>• CC6 is enabled.</li> <li>• Probe filter is enabled.</li> </ul>
3	<b>TlbCacheDis: cacheable memory disable.</b> Read-write. Reset: 0. 1=Disable performance improvement that assumes that the PML4, PDP, PDE and PTE entries are in cacheable WB DRAM. <b>Description:</b> Operating systems that maintain page tables in any other memory type must set the TlbCacheDis bit to insure proper operation. <ul style="list-style-type: none"> <li>• TlbCacheDis does not override the memory type specified by the SMM ASeg and TSeg memory regions controlled by Core::X86::Msr::SMMAddr Core::X86::Msr::SMMMask.</li> </ul>
2:1	Reserved.
0	<b>SmmLock: SMM code lock.</b> Read,Write-1-only. Reset: 0. Init: BIOS,1. Check: 1. 1=SMM code in the ASeg and TSeg range and the SMM registers are read-only and SMI interrupts are not intercepted in SVM. See 2.1.10.1.10 [Locking SMM].

**MSRC001\_0016 [IO Range Base] (IORR\_BASE)**

Read-write. Reset: 0000\_00XX\_XXXX\_X0XXh.

Core::X86::Msr::IORR\_BASE and Core::X86::Msr::IORR\_MASK combine to specify the two sets of base and mask pairs for two IORR ranges. A core access, with address CPUAddr, is determined to be within IORR address range if the following equation is true:

$$\text{CPUAddr}[47:12] \& \text{PhyMask}[47:12] == \text{PhyBase}[47:12] \& \text{PhyMask}[47:12].$$

BIOS can use the IORRs to create an IO hole within a range of addresses that would normally be mapped to DRAM. It can also use the IORRs to re-assert a DRAM destination for a range of addresses that fall within a bigger IO hole that overlays DRAM.

Core::X86::Msr::IORR\_BASE\_lthree[1:0]\_core[3:0]\_n[1:0]; MSRC001\_001[8,6]

Bits	Description
63:48	Reserved.
47:12	<b>PhyBase: physical base address.</b> Read-write. Reset: XXXXXXXXh.
11:5	Reserved.
4	<b>RdMem: read from memory.</b> Read-write. Reset: Xb. 0=Read accesses to the range are directed to IO. 1=Read accesses to the range are directed to system memory.
3	<b>WrMem: write to memory.</b> Read-write. Reset: Xb. 0=Write accesses to the range are directed to IO. 1=Write accesses to the range are directed to system memory.
2:0	Reserved.

**MSRC001\_0017 [IO Range Mask] (IORR\_MASK)**

Read-write. Reset: 0000\_0000\_0000\_0000h.

See Core::X86::Msr::IORR\_BASE.

Core::X86::Msr::IORR\_MASK\_lthree[1:0]\_core[3:0]\_n[1:0]; MSRC001\_001[9,7]

Bits	Description
63:48	Reserved.
47:12	<b>PhyMask: physical address mask.</b> Read-write. Reset: 0.
11	<b>Valid.</b> Read-write. Reset: 0. 1=The pair of registers that specifies an IORR range is valid.
10:0	Reserved.

**MSRC001\_001A [Top Of Memory] (TOP\_MEM)**

Read-write. Reset: 0000\_0000\_0XX0\_0000h.

Core::X86::Msr::TOP\_MEM\_lthree[1:0]\_core[3:0]; MSRC001001A

Bits	Description
63:48	Reserved.
47:23	<b>TOM[47:23]: top of memory.</b> Read-write. Reset: Xh. Specifies the address that divides between MMIO and DRAM. This value is normally placed below 4G. From TOM to 4G is MMIO; below TOM is DRAM. See 2.1.5.3 [System Address Map].
22:0	Reserved.

**MSRC001\_001D [Top Of Memory 2] (TOM2)**

Read-write. Reset: 0000\_0000\_0XX0\_0000h.

Core::X86::Msr::TOM2\_lthree[1:0]\_core[3:0]; MSRC001001D

Bits	Description
63:48	Reserved.
47:23	<b>TOM2[47:23]: second top of memory.</b> Read-write. Reset: Xh. Specifies the address divides between MMIO and DRAM. This value is normally placed above 4G. From 4G to TOM2 - 1 is DRAM; TOM2 and above is MMIO. See 2.1.5.3 [System Address Map]. This register is enabled by Core::X86::Msr::SYS_CFG[MtrrTom2En].
22:0	Reserved.

**MSRC001\_0022 [Machine Check Exception Redirection] (McExcepRedir)**

Read-write. Reset: 0000\_0000\_0000\_0000h.

This register can be used to redirect machine check exceptions (MCEs) to SMIs or vectored interrupts. If both RedirSmiEn and RedirVecEn are set, then undefined behavior results.

Core::X86::Msr::McExcepRedir\_lthree[1:0]\_core[3:0]\_thread[1:0]; MSRC0010022

Bits	Description
63:10	Reserved.
9	<b>RedirSmiEn.</b> Read-write. Reset: 0. 1=Redirect MCEs (that are directed to this core) to generate an SMI-trigger IO cycle via Core::X86::Msr::SmiTrigIoCycle. The status is stored in Core::X86::Smm::LocalSmiStatus[MceRedirSts].
8	<b>RedirVecEn.</b> Read-write. Reset: 0. 1=Redirect MCEs (that are directed to this core) to generate a

	vectored interrupt, using the interrupt vector specified in RedirVector.
7:0	<b>RedirVector</b> . Read-write. Reset: 0. See RedirVecEn.

**MSRC001\_0030 [Processor Name String] (ProcNameString)**

Read-write. Reset: XXXX\_XXXX\_XXXX\_XXXXh.

These 6 registers hold the CUID name string in ASCII. The state of these registers are returned by CUID instructions, Core::X86::CpuId::ProcNameStr0Eax through Core::X86::CpuId::ProcNameStr2Edx. BIOS should set these registers to the product name for the processor as provided by AMD. Each register contains a block of 8 ASCII characters; the least byte corresponds to the first ASCII character of the block; the most-significant byte corresponds to the last character of the block. MSRC001\_0030 contains the first block of the name string; MSRC001\_0035 contains the last block of the name string.

Core::X86::Msr::ProcNameString\_lthree[1:0]\_core[3:0]\_thread[1:0]\_n[5:0]; MSRC001\_003[5:0]

Bits	Description
63:56	<b>CpuNameString7</b> . Read-write. Reset: XXh.
55:48	<b>CpuNameString6</b> . Read-write. Reset: XXh.
47:40	<b>CpuNameString5</b> . Read-write. Reset: XXh.
39:32	<b>CpuNameString4</b> . Read-write. Reset: XXh.
31:24	<b>CpuNameString3</b> . Read-write. Reset: XXh.
23:16	<b>CpuNameString2</b> . Read-write. Reset: XXh.
15:8	<b>CpuNameString1</b> . Read-write. Reset: XXh.
7:0	<b>CpuNameString0</b> . Read-write. Reset: XXh.

**MSRC001\_0050 [IO Trap] (SMI\_ON\_IO\_TRAP)**

Read-write. Reset: 0000\_0000\_0000\_0000h.

Core::X86::Msr::SMI\_ON\_IO\_TRAP and Core::X86::Msr::SMI\_ON\_IO\_TRAP\_CTL\_STS provide a mechanism for executing the SMI handler if a an access to one of the specified addresses is detected. Access address and access type checking is performed before IO instruction execution. If the access address and access type match one of the specified IO address and access types, then: (1) the IO instruction is not executed; (2) any breakpoint, other than the single-step breakpoint, set on the IO instruction is not taken (the single-step breakpoint is taken after resuming from SMM); and (3) issue the SMI-trigger IO cycle specified by Core::X86::Msr::SmiTrigIoCycle if enabled. The status is stored in Core::X86::Smm::LocalSmiStatus[IoTrapSts].

IO-space configuration accesses are special IO accesses. An IO access is defined as an IO-space configuration access when IO instruction address bits[31:0] are CFCh, CFDh, CFEh, or CFFh when IO-space configuration is enabled (IO::IoCfgAddr[ConfigEn]). The access address for a configuration space access is the current value of IO::IoCfgAddr[BusNo,Device,Function,RegNo]. The access address for an IO access that is not a configuration access is equivalent to the IO instruction address, bits[31:0].

The access address is compared with SmiAddr, and the instruction access type is compared with the enabled access types defined by ConfigSMI, SmiOnRdEn, and SmiOnWrEn. Access address bits[23:0] can be masked with SmiMask. IO and configuration space trapping to SMI applies only to single IO instructions; it does not apply to string and REP IO instructions. The conditional GP fault described by

Core::X86::Msr::HWCR[IoCfgGpFault] takes priority over this trap.

Core::X86::Msr::SMI\_ON\_IO\_TRAP\_lthree[1:0]\_core[3:0]\_thread[1:0]\_n[3:0]; MSRC001\_005[3:0]

Bits	Description
63	<b>SmiOnRdEn: enable SMI on IO read</b> . Read-write. Reset: 0. 1=Enables SMI generation on a read access.
62	<b>SmiOnWrEn: enable SMI on IO write</b> . Read-write. Reset: 0. 1=Enables SMI generation on a write access.
61	<b>ConfigSmi: configuration space SMI</b> . Read-write. Reset: 0. 0=IO access (that is not an IO-space configuration access). 1=Configuration access.
60:56	Reserved.
55:32	<b>SmiMask[23:0]</b> . Read-write. Reset: 0. SMI IO trap mask.
	<b>ValidValues:</b>

	Value	Description
	0	Mask address bit
	1	Do not mask address bit
31:0	<b>SmiAddr[31:0]</b> . Read-write. Reset: 0. SMI IO trap address.	

**MSRC001\_0054 [IO Trap Control] (SMI\_ON\_IO\_TRAP\_CTL\_STS)**

Reset: 0000\_0000\_0000\_0000h.

Core::X86::Msr::SMI\_ON\_IO\_TRAP\_CTL\_STS\_lthree[1:0]\_core[3:0]\_thread[1:0]; MSRC0010054

Bits	Description
63:32	Reserved. Read-only. Reset: Fixed,0.
31:16	Reserved.
15	<b>IoTrapEn: IO trap enable</b> . Read-write. Reset: 0. 1=Enable IO and configuration space trapping specified by Core::X86::Msr::SMI_ON_IO_TRAP and Core::X86::Msr::SMI_ON_IO_TRAP_CTL_STS.
14:8	Reserved.
7	<b>SmiEn3</b> . Read-write. Reset: 0. 1=The trap Core::X86::Msr::SMI_ON_IO_TRAP_n[3] is enabled.
6	Reserved.
5	<b>SmiEn2</b> . Read-write. Reset: 0. 1=The trap Core::X86::Msr::SMI_ON_IO_TRAP_n[2] is enabled.
4	Reserved.
3	<b>SmiEn1</b> . Read-write. Reset: 0. 1=The trap Core::X86::Msr::SMI_ON_IO_TRAP_n[1] is enabled.
2	Reserved.
1	<b>SmiEn0</b> . Read-write. Reset: 0. 1=The trap Core::X86::Msr::SMI_ON_IO_TRAP_n[0] is enabled.
0	Reserved.

**MSRC001\_0055 [Reserved.] (IntPend)**

Read-only. Reset: 0000\_0000\_0000\_0000h.

Core::X86::Msr::IntPend\_lthree[1:0]\_core[3:0]; MSRC0010055

Bits	Description
63:0	Reserved. Read-only. Reset: Fixed,0.

**MSRC001\_0056 [SMI Trigger IO Cycle] (SmiTrigIoCycle)**

Read-write.

See 2.1.10.1.3 [SMI Sources And Delivery]. This register specifies an IO cycle that may be generated when a local SMI trigger event occurs. If IoCycleEn is set and there is a local SMI trigger event, then the IO cycle generated is a byte read or write, based on IoRd, to address IoPortAddress. If the cycle is a write, then IoData contains the data written. If the cycle is a read, the value read is discarded. If IoCycleEn is clear and a local SMI trigger event occurs, then undefined behavior results.

Core::X86::Msr::SmiTrigIoCycle\_lthree[1:0]\_core[3:0]\_thread[1:0]; MSRC0010056

Bits	Description
63:27	Reserved.
26	<b>IoRd: IO Read</b> . Read-write. Reset: 0. 0=IO write. 1=IO read.
25	<b>IoCycleEn: IO cycle enable</b> . Read-write. Reset: 0. 1=The SMI trigger IO cycle is enabled to be generated.
24	Reserved.
23:16	<b>IoData</b> . Read-write. Reset: 0.
15:0	<b>IoPortAddress</b> . Read-write.

**MSRC001\_0058 [MMIO Configuration Base Address] (MmioCfgBaseAddr)**

Reset: 0000\_0000\_00X0\_0000h.

See 2.1.6 [Configuration Space] for a description of MMIO configuration space.

Core::X86::Msr::MmioCfgBaseAddr\_lthree[1:0]\_core[3:0]; MSRC0010058



Bits	Description																						
63:48	Reserved. Read-only. Reset: Fixed,0.																						
47:20	<b>MmioCfgBaseAddr[47:20]: MMIO configuration base address bits[47:20].</b> Read-write. Reset: Xh. Specifies the base address of the MMIO configuration range.																						
19:6	Reserved. Read-only. Reset: Fixed,0.																						
5:2	<b>BusRange: bus range identifier.</b> Read-write. Reset: 0. Specifies the number of buses in the MMIO configuration space range. The size of the MMIO configuration space is 1 MB times the number of buses.																						
	<b>ValidValues:</b>																						
	<table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>1</td> </tr> <tr> <td>1h</td> <td>2</td> </tr> <tr> <td>2h</td> <td>4</td> </tr> <tr> <td>3h</td> <td>8</td> </tr> <tr> <td>4h</td> <td>16</td> </tr> <tr> <td>5h</td> <td>32</td> </tr> <tr> <td>6h</td> <td>64</td> </tr> <tr> <td>7h</td> <td>128</td> </tr> <tr> <td>8h</td> <td>256</td> </tr> <tr> <td>Fh-9h</td> <td>Reserved</td> </tr> </tbody> </table>	Value	Description	0h	1	1h	2	2h	4	3h	8	4h	16	5h	32	6h	64	7h	128	8h	256	Fh-9h	Reserved
Value	Description																						
0h	1																						
1h	2																						
2h	4																						
3h	8																						
4h	16																						
5h	32																						
6h	64																						
7h	128																						
8h	256																						
Fh-9h	Reserved																						
1	Reserved.																						
0	<b>Enable.</b> Read-write. Reset: 0. 1=MMIO configuration space is enabled.																						

**MSRC001\_0061 [P-state Current Limit] (PStateCurLim)**

Reset: 0000\_0000\_0000\_00XXh.

See 2.1.3 [CPU Power Management].

Core::X86::Msr::PStateCurLim\_lthree[1:0]\_core[3:0]; MSRC0010061

Bits	Description
63:7	Reserved.
6:4	<b>PstateMaxVal: P-state maximum value.</b> Read,Error-on-write, Volatile. Reset: XXXb. Specifies the lowest-performance non-boosted P-state (highest non-boosted value) allowed. Attempts to change Core::X86::Msr::PStateCtl[PstateCmd] to a lower-performance P-state (higher value) are clipped to the value of this field.
3	Reserved. Read-only. Reset: Fixed,0.
2:0	<b>CurPstateLimit: current P-state limit.</b> Read,Error-on-write, Volatile. Reset: XXXb. Specifies the highest-performance P-state (lowest value) allowed. CurPstateLimit is always bounded by Core::X86::Msr::PStateCurLim[PstateMaxVal]. Attempts to change the CurPstateLimit to a value greater (lower performance) than Core::X86::Msr::PStateCurLim[PstateMaxVal] leaves CurPstateLimit unchanged.

**MSRC001\_0062 [P-state Control] (PStateCtl)**

Core::X86::Msr::PStateCtl\_lthree[1:0]\_core[3:0]\_thread[1:0]; MSRC0010062

Bits	Description
63:3	Reserved. Read,Error-on-write-1.
2:0	<b>PstateCmd: P-state change command.</b> Read-write. Reset: XXXb. Cold reset value varies by product; after a warm reset, value initializes to the P-state the core was in prior to the reset. Writes to this field cause the core to change to the indicated non-boosted P-state number, specified by Core::X86::Msr::PStateDef. 0=P0, 1=P1, etc. P-state limits are applied to any P-state requests made through this register. Reads from this field return the last written value, regardless of whether any limits are applied. See 2.1.3 [CPU Power Management].

**MSRC001\_0063 [P-state Status] (PStateStat)**

Read,Error-on-write,Volatile. Reset: 0000_0000_0000_000Xh.	
Core::X86::Msr::PStateStat_lthree[1:0]_core[3:0]; MSRC0010063	
Bits	Description
63:3	Reserved.
2:0	<b>CurPstate: current P-state.</b> Read,Error-on-write,Volatile. Reset: XXXb. This field provides the frequency component of the current non-boosted P-state of the core (regardless of the source of the P-state change, including Core::X86::Msr::PStateCtl[PstateCmd]. 0=P0, 1=P1, etc. The value of this field is updated when the COF transitions to a new value associated with a P-state.

**MSRC001\_0064 [P-state [7:0]] (PStateDef)**

Read-write. Reset: X000_0000_XXXX_XXXXh.	
Each of these registers specify the frequency and voltage associated with each of the core P-states. The CpuVid field in these registers is required to be programmed to the same value in all cores of a processor, but are allowed to be different between processors in a multi-processor system. All other fields in these registers are required to be programmed to the same value in each core of the coherent fabric. See 2.1.3 [CPU Power Management].	
Core::X86::Msr::PStateDef_lthree[1:0]_core[3:0]_thread[1:0]_n[7:0]; MSRC001_006[B:4]	
Bits	Description
63	<b>PstateEn.</b> Read-write. Reset: Xb. 0=The P-state specified by this MSR is not valid. 1=The P-state specified by this MSR is valid. The purpose of this register is to indicate if the rest of the P-state information in the register is valid after a reset; it controls no hardware.
62:32	Reserved.
31:30	<b>IddDiv: current divisor.</b> Read-write. Reset: XXb. See IddValue.
29:22	<b>IddValue: current value.</b> Read-write. Reset: XXXXXXXXb. <b>Description:</b> After a reset, IddDiv and IddValue combine to specify the expected maximum current dissipation of a single core that is in the P-state corresponding to the MSR number. These values are intended to be used to create ACPI-defined _PSS objects. The values are expressed in amps; they are not intended to convey final product power levels; they may not match the power levels specified in the Power and Thermal Datasheets.
21:14	<b>CpuVid[7:0]: core VID.</b> Read-write. Reset: XXXXXXXXb.
13:8	<b>CpuDfsId: core divisor ID.</b> Read-write. Reset: XXXXXXb. Specifies the core frequency divisor; see CpuFid. For values [1Ah:08h], 1/8th integer divide steps supported down to VCO/3.25 (Note, L3/L2 fifo logic related to 4-cycle data heads-up requires core to be 1/3 of L3 frequency or higher). For values [30h:1Ch], 1/4th integer divide steps supported down to VCO/6 (DID[0] should zero if DID[5:0]>1Ah). (Note, core and L3 frequencies below 400MHz are not supported by the architecture). Core supports DID up to 30h, but L3 must be 2Ch (VCO/5.5) or less.
<b>ValidValues:</b>	
Value	Description
00h	Off
07h-01h	Reserved.
08h	VCO/1
09h	VCO/1.125
1Ah-0Ah	VCO/<Value/8>
1Bh	Reserved.
1Ch	VCO/<Value/8>
1Dh	Reserved.
1Eh	VCO/<Value/8>
1Fh	Reserved.
20h	VCO/<Value/8>
21h	Reserved.

22h	VCO/<Value/8>						
23h	Reserved.						
24h	VCO/<Value/8>						
25h	Reserved.						
26h	VCO/<Value/8>						
27h	Reserved.						
28h	VCO/<Value/8>						
29h	Reserved.						
2Ah	VCO/<Value/8>						
2Bh	Reserved.						
2Ch	VCO/<Value/8>						
3Fh-2Dh	Reserved.						
7:0	<b>CpuFid[7:0]: core frequency ID.</b> Read-write. Reset: XXh. Specifies the core frequency multiplier. The core COF is a function of CpuFid and CpuDid, and defined by CoreCOF. <b>Valid Values:</b>						
	<table border="1"><thead><tr><th>Value</th><th>Description</th></tr></thead><tbody><tr><td>0Fh-00h</td><td>Reserved.</td></tr><tr><td>FFh-10h</td><td>&lt;Value&gt;*25</td></tr></tbody></table>	Value	Description	0Fh-00h	Reserved.	FFh-10h	<Value>*25
Value	Description						
0Fh-00h	Reserved.						
FFh-10h	<Value>*25						

**MSRC001\_0073 [C-state Base Address] (CStateBaseAddr)**

Read-write. Reset: 0000_0000_0000_0000h.	
Core::X86::Msr::CStateBaseAddr_1three[1:0]_core[3:0]_thread[1:0]; MSRC0010073	
<b>Bits</b>	<b>Description</b>
63:16	Reserved.
15:0	<b>CstateAddr: C-state address.</b> Read-write. Reset: 0. Specifies the IO addresses trapped by the core for C-state entry requests. A value of 0 in this field specifies that the core does not trap any IO addresses for C-state entry. Writing values greater than FFF8h into this field result in undefined behavior. All other values cause the core to trap IO addresses CstateAddr through CstateAddr+7.

**MSRC001\_0074 [CPU Watchdog Timer] (CpuWdtCfg)**

Read-write. Reset: 0000_0000_0000_00XXh.																					
Core::X86::Msr::CpuWdtCfg_1three[1:0]_core[3:0]; MSRC0010074																					
<b>Bits</b>	<b>Description</b>																				
63:7	Reserved.																				
6:3	<b>CpuWdtCountSel: CPU watchdog timer count select.</b> Read-write. Reset: Xh. Init: BIOS,1. CpuWdtCountSel and CpuWdtTimeBase together specify the time period required for the WDT to expireThe time period is ((the multiplier specified by CpuWdtCountSel) * (the time base specified by CpuWdtTimeBase)). The actual timeout period may be anywhere from zero to one increment less than the values specified, due to non-deterministic behavior. <b>Valid Values:</b>																				
	<table border="1"><thead><tr><th>Value</th><th>Description</th></tr></thead><tbody><tr><td>0h</td><td>4095</td></tr><tr><td>1h</td><td>2047</td></tr><tr><td>2h</td><td>1023</td></tr><tr><td>3h</td><td>511</td></tr><tr><td>4h</td><td>255</td></tr><tr><td>5h</td><td>127</td></tr><tr><td>6h</td><td>63</td></tr><tr><td>7h</td><td>31</td></tr><tr><td>8h</td><td>8191</td></tr></tbody></table>	Value	Description	0h	4095	1h	2047	2h	1023	3h	511	4h	255	5h	127	6h	63	7h	31	8h	8191
Value	Description																				
0h	4095																				
1h	2047																				
2h	1023																				
3h	511																				
4h	255																				
5h	127																				
6h	63																				
7h	31																				
8h	8191																				

	9h	16383
	Fh-Ah	Reserved
2:1	<b>CpuWdtTimeBase: CPU watchdog timer time base.</b> Read-write. Reset: 0. Specifies the time base for the timeout period specified in CpuWdtCountSel.	
	<b>ValidValues:</b>	
	<b>Value</b>	<b>Description</b>
	00b	1.31ms
	01b	1.28us
	11b-10b	Reserved
0	<b>CpuWdtEn: CPU watchdog timer enable.</b> Read-write. Reset: 0. Init: BIOS,1. 1=The WDT is enabled.	

**MSRC001\_0111 [SMM Base Address] (SMM\_BASE)**

Reset: 0000\_0000\_0003\_0000h.

This holds the base of the SMM memory region. The value of this register is stored in the save state on entry into SMM (see 2.1.10.1.5 [SMM Save State]) and it is restored on returning from SMM. The 16-bit CS (code segment) selector is loaded with SmmBase[19:4] on entering SMM. SmmBase[3:0] is required to be 0. The SMM base address can be changed in two ways:

- The SMM base address, at offset FF00h in the SMM state save area, may be changed by the SMI handler. The RSM instruction updates SmmBase with the new value.
- Normal WRMSR access to this register.

Core::X86::Msr::SMM\_BASE\_lthree[1:0]\_core[3:0]\_thread[1:0]; MSRC0010111

Bits	Description
63:32	Reserved.
31:0	<b>SmmBase.</b> Reset: 0003_0000h. AccessType: Core::X86::Msr::HWCR[SmmLock] ? Read-only : Read-write.

**MSRC001\_0112 [SMM TSeg Base Address] (SMMAddr)**

Configurable. Reset: 0000\_0000\_0000\_0000h.

See 2.1.10.1 [System Management Mode (SMM)] and 2.1.5.3.1 [Memory Access to the Physical Address Space]. See Core::X86::Msr::SMMMask for more information about the ASeg and TSeg address ranges.

Each CPU access, directed at CPUAddr, is determined to be in the TSeg range if the following is true:

$$\text{CPUAddr}[47:17] \ \& \ \text{TSegMask}[47:17] == \text{TSegBase}[47:17] \ \& \ \text{TSegMask}[47:17].$$

For example, if TSeg spans 256 KB and starts at the 1 MB address. The Core::X86::Msr::SMMAddr[TSegBase[47:17]] would be set to 0010\_0000h and the Core::X86::Msr::SMMMask[TSegMask[47:17]] to FFFC\_0000h (with zeros filling in for bits[16:0]). This results in a TSeg range from 0010\_0000 to 0013\_FFFFh.

Core::X86::Msr::SMMAddr\_lthree[1:0]\_core[3:0]; MSRC0010112

Bits	Description
63:48	Reserved.
47:17	<b>TSegBase[47:17]: TSeg address range base.</b> Configurable. Reset: 0. AccessType: (Core::X86::Msr::HWCR[SmmLock]) ? Read-only : Read-write.
16:0	Reserved.

**MSRC001\_0113 [SMM TSeg Mask] (SMMMask)**

Configurable. Reset: 0000\_0000\_0000\_0000h.

See 2.1.10.1 [System Management Mode (SMM)].

The ASeg address range is located at a fixed address from A0000h–BFFFFh. The TSeg range is located at a variable base (specified by Core::X86::Msr::SMMAddr[TSegBase[47:17]]) with a variable size (specified by Core::X86::Msr::SMMMask[TSegMask[47:17]]). These ranges provide a safe location for SMM code and data

that is not readily accessible by non-SMM applications. The SMI handler can be located in one of these two ranges, or it can be located outside these ranges. These ranges must never overlap each other.

This register specifies how accesses to the ASeg and TSeg address ranges are controlled as follows:

- If [A,T]Valid == 1, then:
  - If in SMM, then:
    - If [A, T]Close == 0, then the accesses are directed to DRAM with memory type as specified in [A, T]MTypeDram.
    - If [A, T]Close == 1, then instruction accesses are directed to DRAM with memory type as specified in [A, T]MTypeDram and data accesses are directed at MMIO space and with attributes based on [A, T]MTypeIoWc.
  - If not in SMM, then the accesses are directed at MMIO space with attributes based on [A,T]MTypeIoWc.
- See 2.1.5.3.1.1 [Determining Memory Type].

Core::X86::Msr::SMMMask\_lthree[1:0]\_core[3:0]; MSRC0010113

Bits	Description																		
63:48	Reserved.																		
47:17	<b>TSegMask[47:17]: TSeg address range mask.</b> Configurable. Reset: 0. See Core::X86::Msr::SMMAddr. AccessType: (Core::X86::Msr::HWCR[SmmLock]) ? Read-only : Read-write.																		
16:15	Reserved.																		
14:12	<b>TMTypeDram: TSeg address range memory type.</b> Configurable. Reset: 0. Specifies the memory type for SMM accesses to the TSeg range that are directed to DRAM. AccessType: (Core::X86::Msr::HWCR[SmmLock]) ? Read-only : Read-write. <b>ValidValues:</b>																		
	<table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UC or uncacheable.</td> </tr> <tr> <td>1h</td> <td>WC or write combining.</td> </tr> <tr> <td>2h</td> <td>Reserved.</td> </tr> <tr> <td>3h</td> <td>Reserved.</td> </tr> <tr> <td>4h</td> <td>WT or write through.</td> </tr> <tr> <td>5h</td> <td>WP or write protect.</td> </tr> <tr> <td>6h</td> <td>WB or write back.</td> </tr> <tr> <td>7h</td> <td>Reserved.</td> </tr> </tbody> </table>	Value	Description	0h	UC or uncacheable.	1h	WC or write combining.	2h	Reserved.	3h	Reserved.	4h	WT or write through.	5h	WP or write protect.	6h	WB or write back.	7h	Reserved.
Value	Description																		
0h	UC or uncacheable.																		
1h	WC or write combining.																		
2h	Reserved.																		
3h	Reserved.																		
4h	WT or write through.																		
5h	WP or write protect.																		
6h	WB or write back.																		
7h	Reserved.																		
11	Reserved.																		
10:8	<b>AMTypeDram: ASeg Range Memory Type.</b> Configurable. Reset: 0. Specifies the memory type for SMM accesses to the ASeg range that are directed to DRAM. AccessType: (Core::X86::Msr::HWCR[SmmLock]) ? Read-only : Read-write. <b>ValidValues:</b>																		
	<table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UC or uncacheable.</td> </tr> <tr> <td>1h</td> <td>WC or write combining.</td> </tr> <tr> <td>2h</td> <td>Reserved.</td> </tr> <tr> <td>3h</td> <td>Reserved.</td> </tr> <tr> <td>4h</td> <td>WT or write through.</td> </tr> <tr> <td>5h</td> <td>WP or write protect.</td> </tr> <tr> <td>6h</td> <td>WB or write back.</td> </tr> <tr> <td>7h</td> <td>Reserved.</td> </tr> </tbody> </table>	Value	Description	0h	UC or uncacheable.	1h	WC or write combining.	2h	Reserved.	3h	Reserved.	4h	WT or write through.	5h	WP or write protect.	6h	WB or write back.	7h	Reserved.
Value	Description																		
0h	UC or uncacheable.																		
1h	WC or write combining.																		
2h	Reserved.																		
3h	Reserved.																		
4h	WT or write through.																		
5h	WP or write protect.																		
6h	WB or write back.																		
7h	Reserved.																		
7:6	Reserved.																		

5	<b>TMTypeloWc: non-SMM TSeg address range memory type.</b> Configurable. Reset: 0. 0=UC (uncacheable). 1=WC (write combining). Specifies the attribute of TSeg accesses that are directed to MMIO space. AccessType: (Core::X86::Msr::HWCR[SmmLock]) ? Read-only : Read-write.
4	<b>AMTypeloWc: non-SMM ASeg address range memory type.</b> Configurable. Reset: 0. 0=UC (uncacheable). 1=WC (write combining). Specifies the attribute of ASeg accesses that are directed to MMIO space. AccessType: (Core::X86::Msr::HWCR[SmmLock]) ? Read-only : Read-write.
3	<b>TClose: send TSeg address range data accesses to MMIO.</b> Configurable. Reset: 0. 1=When in SMM, direct data accesses in the TSeg address range to MMIO space. See AClose. AccessType: (Core::X86::Msr::HWCR[SmmLock]) ? Read-only : Read-write.
2	<b>AClose: send ASeg address range data accesses to MMIO.</b> Configurable. Reset: 0. 1=When in SMM, direct data accesses in the ASeg address range to MMIO space. [A,T]Close allows the SMI handler to access the MMIO space located in the same address region as the [A,T]Seg. When the SMI handler is finished accessing the MMIO space, it must clear the bit. Failure to do so before resuming from SMM causes the CPU to erroneously read the save state from MMIO space. AccessType: (Core::X86::Msr::HWCR[SmmLock]) ? Read-only : Read-write.
1	<b>TValid: enable TSeg SMM address range.</b> Configurable. Reset: 0. 1=The TSeg address range SMM enabled. AccessType: (Core::X86::Msr::HWCR[SmmLock]) ? Read-only : Read-write.
0	<b>AValid: enable ASeg SMM address range.</b> Configurable. Reset: 0. 1=The ASeg address range SMM enabled. AccessType: (Core::X86::Msr::HWCR[SmmLock]) ? Read-only : Read-write.

**MSRC001\_0114 [Virtual Machine Control] (VM\_CR)**

Reset: 0000_0000_0000_0000h.	
Core::X86::Msr::VM_CR_lthree[1:0]_core[3:0]_thread[1:0]; MSRC0010114	
Bits	Description
63:32	Reserved.
31:5	Reserved. Read-only,Error-on-write-1. Reset: 0.
4	<b>SvmeDisable: SVM disable.</b> Configurable. Reset: 0. 0=Core::X86::Msr::EFER[SVME] is read-write. 1=Core::X86::Msr::EFER[SVME] is Read-only,Error-on-write-1. See Lock for the access type of this field. Attempting to set this field when (Core::X86::Msr::EFER[SVME]==1) causes a #GP fault, regardless of the state of Lock. See the APM2 section titled "Enabling SVM" for software use of this field.
3	<b>Lock: SVM lock.</b> Read-only,Write-1-only,Volatile. Reset: 0. 0=SvmeDisable is read-write. 1=SvmeDisable is read-only. See Core::X86::Msr::SvmLockKey[SvmLockKey] for the condition that causes hardware to clear this field.
2	Reserved.
1	<b>InterceptInit: intercept INIT.</b> Read-write,Volatile. Reset: 0. 0=INIT delivered normally. 1=INIT translated into a SX interrupt. This bit controls how INIT is delivered in host mode. This bit is set by hardware when the SKINIT instruction is executed.
0	Reserved.

**MSRC001\_0115 [IGNNE] (IGNNE)**

Reset: 0000_0000_0000_0000h.	
Core::X86::Msr::IGNNE_lthree[1:0]_core[3:0]_thread[1:0]; MSRC0010115	
Bits	Description
63:32	Reserved.
31:1	Reserved. Read-only,Error-on-write-1. Reset: 0.
0	<b>IGNNE: current IGNNE state.</b> Read-write. Reset: 0. This bit controls the current state of the processor internal IGNNE signal.

**MSRC001\_0116 [SMM Control] (SMM\_CTL)**

Reset: 0000_0000_0000_0000h.	
The bits in this register are processed in the order of: SmmEnter, SmiCycle, SmmDismiss, RsmCycle and	

SmmExit. However, only the following combination of bits may be set in a single write (all other combinations result in undefined behavior):	
<ul style="list-style-type: none"> <li>• SmmEnter and SmiCycle.</li> <li>• SmmEnter and SmmDismiss.</li> <li>• SmmEnter, SmiCycle and SmmDismiss.</li> <li>• SmmExit and RsmCycle.</li> </ul>	
Software is responsible for ensuring that SmmEnter and SmmExit operations are properly matched and are not nested.	
Core::X86::Msr::SMM_CTL_lthree[1:0]_core[3:0]_thread[1:0]; MSRC0010116	
Bits	Description
63:5	Reserved. Read-only,Error-on-write-1. Reset: 0.
4	<b>RsmCycle: send RSM special cycle.</b> Reset: 0. 1=Send a RSM special cycle. AccessType: Core::X86::Msr::HWCR[SmmLock] ? Error-on-read,Error-on-write : Write-only,Error-on-read.
3	<b>SmmExit: exit SMM.</b> Reset: 0. 1=Exit SMM. AccessType: Core::X86::Msr::HWCR[SmmLock] ? Error-on-read,Error-on-write : Write-only,Error-on-read.
2	<b>SmiCycle: send SMI special cycle.</b> Reset: 0. 1=Send a SMI special cycle. AccessType: Core::X86::Msr::HWCR[SmmLock] ? Error-on-read,Error-on-write : Write-only,Error-on-read.
1	<b>SmmEnter: enter SMM.</b> Reset: 0. 1=Enter SMM. AccessType: Core::X86::Msr::HWCR[SmmLock] ? Error-on-read,Error-on-write : Write-only,Error-on-read.
0	<b>SmmDismiss: clear SMI.</b> Reset: 0. 1=Clear the SMI pending flag. AccessType: Core::X86::Msr::HWCR[SmmLock] ? Error-on-read,Error-on-write : Write-only,Error-on-read.

**MSRC001\_0117 [Virtual Machine Host Save Physical Address] (VM\_HSAVE\_PA)**

Reset: 0000_0000_0000_0000h.	
Core::X86::Msr::VM_HSAVE_PA_lthree[1:0]_core[3:0]_thread[1:0]; MSRC0010117	
Bits	Description
63:48	Reserved. Read-only,Error-on-write-1. Reset: 0.
47:12	<b>VM_HSAVE_PA: physical address of host save area.</b> Read-write. Reset: 0. This register contains the physical address of a 4-KB region where VMRUN saves host state and where vm-exit restores host state from. Writing this register causes a #GP if (FFFFFFFFh >= VM_HSAVE_PA >= FFFD0000h) or if either the TSEG or ASEG regions overlap with the range defined by this register.
11:0	Reserved. Read-only,Error-on-write-1. Reset: 0.

**MSRC001\_0118 [SVM Lock Key] (SvmLockKey)**

Read-only. Reset: 0000_0000_0000_0000h.	
Core::X86::Msr::SvmLockKey_lthree[1:0]_core[3:0]_thread[1:0]; MSRC0010118	
Bits	Description
63:0	<b>SvmLockKey: SVM lock key.</b> Read-only. Reset: Fixed,0. Writes to this register when (Core::X86::Msr::VM_CR[Lock] == 0) modify SvmLockKey. If ((Core::X86::Msr::VM_CR[Lock] == 1) && (SvmLockKey != 0) && (The write value == The value stored in SvmLockKey)) for a write to this register then hardware updates Core::X86::Msr::VM_CR[Lock]=0.

**MSRC001\_011A [Local SMI Status] (LocalSmiStatus)**

Read-write. Reset: 0000_0000_0000_0000h.	
This register returns the same information that is returned in Core::X86::Smm::LocalSmiStatus portion of the SMM save state. The information in this register is only updated when Core::X86::Msr::SMM_CTL[SmmDismiss] is set by software.	

Core::X86::Msr::LocalSmiStatus_lthree[1:0]_core[3:0]_thread[1:0]; MSRC001011A	
Bits	Description
63:32	Reserved.
31:0	<b>LocalSmiStatus</b> . Read-write. Reset: 0. See Core::X86::Smm::LocalSmiStatus.

**MSRC001\_011B [AVIC Doorbell] (AvicDoorbell)**

Write-only,Error-on-read. Reset: 0000_0000_0000_0000h.	
The ApicId is a physical APIC Id; not valid for logical APIC ID.	
Core::X86::Msr::AvicDoorbell_lthree[1:0]_core[3:0]_thread[1:0]; MSRC001011B	
Bits	Description
63:8	Reserved. Write-only,Error-on-read. Reset: 0.
7:0	<b>ApicId: APIC ID [7:0]</b> . Write-only,Error-on-read. Reset: 0.

**MSRC001\_0140 [OS Visible Work-around Length] (OSVW\_ID\_Length)**

Read-write. Reset: 0000_0000_0000_0000h.	
Core::X86::Msr::OSVW_ID_Length_lthree[1:0]_core[3:0]_thread[1:0]; MSRC0010140	
Bits	Description
63:16	Reserved.
15:0	<b>OSVWIdLength: OS visible work-around ID length</b> . Read-write. Reset: 0. See the Revision Guide for the definition of this field; see 1.2 [Reference Documents].

**MSRC001\_0141 [OS Visible Work-around Status] (OSVW\_Status)**

Read-write. Reset: 0000_0000_0000_0000h.	
Core::X86::Msr::OSVW_Status_lthree[1:0]_core[3:0]_thread[1:0]; MSRC0010141	
Bits	Description
63:0	<b>OsvwStatusBits: OS visible work-around status bits</b> . Read-write. Reset: 0. See the Revision Guide for the definition of this field; see 1.2 [Reference Documents].

**MSRC001\_0200 [Performance Event Select [5:0]] (PERF\_CTL)**

Read-write. Reset: 0000_0000_0000_0000h.											
See 2.1.13 [Performance Monitor Counters]. Core::X86::Msr::PERF_LEGACY_CTL is an alias of MSRC001_020[6,4,2,0].											
Core::X86::Msr::PERF_CTL_lthree[1:0]_core[3:0]_thread[1:0]_n[5:0]; MSRC001_020[A,8,6,4,2,0]											
Bits	Description										
63:42	Reserved.										
41:40	<b>HostGuestOnly: count only host/guest events</b> . Read-write. Reset: 0. <b>ValidValues:</b>										
	<table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>Count all events, irrespective of guest/host.</td> </tr> <tr> <td>01b</td> <td>Count guest events if [SVME] == 1.</td> </tr> <tr> <td>10b</td> <td>Count host events if [SVME] == 1.</td> </tr> <tr> <td>11b</td> <td>Count all guest and host events if [SVME] == 1.</td> </tr> </tbody> </table>	Value	Description	00b	Count all events, irrespective of guest/host.	01b	Count guest events if [SVME] == 1.	10b	Count host events if [SVME] == 1.	11b	Count all guest and host events if [SVME] == 1.
Value	Description										
00b	Count all events, irrespective of guest/host.										
01b	Count guest events if [SVME] == 1.										
10b	Count host events if [SVME] == 1.										
11b	Count all guest and host events if [SVME] == 1.										
39:36	Reserved.										
35:32	<b>EventSelect[11:8]: performance event select</b> . Read-write. Reset: 0.										
31:24	<b>CntMask: counter mask</b> . Read-write. Reset: 0. Controls the number of events counted per clock cycle. <b>ValidValues:</b>										
	<table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00h</td> <td>The corresponding PERF_CTR[5:0] register increments by the number of events occurring in a clock cycle. Maximum number of events in one cycle is 32.</td> </tr> <tr> <td>7Fh-01h</td> <td>When Inv == 0, the corresponding PERF_CTR[5:0] register increments by 1, if the number of events occurring in a clock cycle is greater than or equal to the CntMask</td> </tr> </tbody> </table>	Value	Description	00h	The corresponding PERF_CTR[5:0] register increments by the number of events occurring in a clock cycle. Maximum number of events in one cycle is 32.	7Fh-01h	When Inv == 0, the corresponding PERF_CTR[5:0] register increments by 1, if the number of events occurring in a clock cycle is greater than or equal to the CntMask				
Value	Description										
00h	The corresponding PERF_CTR[5:0] register increments by the number of events occurring in a clock cycle. Maximum number of events in one cycle is 32.										
7Fh-01h	When Inv == 0, the corresponding PERF_CTR[5:0] register increments by 1, if the number of events occurring in a clock cycle is greater than or equal to the CntMask										



		value. When Inv == 1, the corresponding PERF_CTR[5:0] register increments by 1, if the number of events occurring in a clock cycle is less than CntMask value.
	FFh-80h	Reserved.
23	<b>Inv: invert counter mask.</b> Read-write. Reset: 0. See CntMask.	
22	<b>En: enable performance counter.</b> Read-write. Reset: 0. 1=Performance event counter is enabled.	
21	Reserved.	
20	<b>Int: enable APIC interrupt.</b> Read-write. Reset: 0. 1=APIC performance counter LVT interrupt is enabled to generate an interrupt via Core::X86::Apic::PerformanceCounterLvtEntry when the performance counter overflows.	
19	Reserved.	
18	<b>Edge: edge detect.</b> Read-write. Reset: 0. 0=Level detect. 1=Edge detect. Read-write. The edge count mode increments the counter when a transition happens on the monitored event. If the event selected is changed without disabling the counter, an extra edge is falsely detected when the first event is a static 0 and the second event is a static one. To avoid this false edge detection, disable the counter when changing the event and then enable the counter with a second MSR write.	
17:16	<b>OsUserMode: OS and user mode.</b> Read-write. Reset: 0.	
	<b>ValidValues:</b>	
	<b>Value</b>	<b>Description</b>
	00b	Count no events.
	01b	Count user events (CPL>0).
	10b	Count OS events (CPL=0).
	11b	Count all events, irrespective of the CPL.
15:8	<b>UnitMask: event qualification.</b> Read-write. Reset: 0. Each UnitMask bit further specifies or qualifies the event specified by EventSelect. All events selected by UnitMask are simultaneously monitored. Unless otherwise stated, the UnitMask values shown may be combined (logically ORed) to select any desired combination of the sub-events for a given event. In some cases, certain combinations can result in misleading counts, or the UnitMask value is an ordinal rather than a bit mask. These situations are described where applicable, or should be obvious from the event descriptions. For events where no UnitMask table is shown, the UnitMask is Unused.	
7:0	<b>EventSelect[7:0]: event select.</b> Read-write. Reset: 0. EventSelect[11:0] = {EventSelect[11:8], EventSelect[7:0]}. EventSelect specifies the event or event duration in a processor unit to be counted by the corresponding PERF_CTR[5:0] register. The events are specified in 2.1.13.3 [Core Performance Monitor Counters]. Some events are reserved; when a reserved event is selected, the results are undefined.	

**MSRC001\_0201 [Performance Event Counter [5:0]] (PERF\_CTR)**

Reset: 0000\_0000\_0000\_0000h.

See Core::X86::Msr::PERF\_CTL. Core::X86::Msr::PERF\_LEGACY\_CTR is an alias of MSRC001\_020[7,5,3,1]. Also can be read via x86 instructions RDPMC ECX=[05:00].

Core::X86::Msr::PERF\_CTR\_lthree[1:0]\_core[3:0]\_thread[1:0]\_n[5:0]; MSRC001\_020[B,9,7,5,3,1]

Bits	Description
63:48	Reserved. Read-only. Reset: Fixed,0.
47:0	<b>CTR: performance counter value.</b> Read-write, Volatile. Reset: 0.

**MSRC001\_0230 [L3 Performance Event Select [5:0]] (ChL3PmcCfg)**

Read-write. Reset: 0000\_0000\_0000\_0000h.

Core::X86::Msr::ChL3PmcCfg\_lthree[1:0]\_n[5:0]; MSRC001\_023[A,8,6,4,2,0]

Bits	Description
63:56	<b>ThreadMask.</b> Read-write. Reset: 0. Controls which of the 8 threads in the complex are being counted.
	<b>ValidValues:</b>

Bit	Description										
[0]	Core 0 Thread 0 mask.										
[1]	Core 0 Thread 1 mask.										
[2]	Core 1 Thread 0 mask.										
[3]	Core 1 Thread 1 mask.										
[4]	Core 2 Thread 0 mask.										
[5]	Core 2 Thread 1 mask.										
[6]	Core 3 Thread 0 mask.										
[7]	Core 3 Thread 1 mask.										
55:52	Reserved.										
51:48	<b>SliceMask.</b> Read-write. Reset: 0. Controls which L3 slices are counting this event. <b>ValidValues:</b>										
	<table border="1"> <thead> <tr> <th>Bit</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>[0]</td> <td>L3 Slice 0 mask.</td> </tr> <tr> <td>[1]</td> <td>L3 Slice 1 mask.</td> </tr> <tr> <td>[2]</td> <td>L3 Slice 2 mask.</td> </tr> <tr> <td>[3]</td> <td>L3 Slice 3 mask.</td> </tr> </tbody> </table>	Bit	Description	[0]	L3 Slice 0 mask.	[1]	L3 Slice 1 mask.	[2]	L3 Slice 2 mask.	[3]	L3 Slice 3 mask.
Bit	Description										
[0]	L3 Slice 0 mask.										
[1]	L3 Slice 1 mask.										
[2]	L3 Slice 2 mask.										
[3]	L3 Slice 3 mask.										
47:23	Reserved.										
22	<b>Enable: Enable L3 performance counter.</b> Read-write. Reset: 0. 1=Enable.										
21:16	Reserved.										
15:8	<b>UnitMask: event qualification.</b> Read-write. Reset: 0. Each UnitMask bit further specifies or qualifies the event specified by EventSelect. All events selected by UnitMask are simultaneously monitored. Unless otherwise stated, the UnitMask values shown may be combined (logically ORed) to select any desired combination of the sub-events for a given event. In some cases, certain combinations can result in misleading counts, or the UnitMask value is an ordinal rather than a bit mask. These situations are described where applicable, or should be obvious from the event descriptions. For events where no UnitMask table is shown, the UnitMask is Unused.										
7:0	<b>EventSel: event select.</b> Read-write. Reset: 0.										

**MSRC001\_0231 [L3 Performance Event Counter [5:0]] (ChL3Pmc)**

Reset: 0000\_0000\_0000\_0000h.

Also can be read via x86 instructions RDPMC ECX=[0F:0A].

Core::X86::Msr::ChL3Pmc\_lthree[1:0]\_n[5:0]; MSRC001\_0231[B,9,7,5,3,1]

Bits	Description
63:49	Reserved.
48	<b>Overflow.</b> Read-write. Reset: 0.
47:32	<b>CountHi.</b> Read-write, Volatile. Reset: 0.
31:0	<b>CountLo.</b> Read-write, Volatile. Reset: 0.

**MSRC001\_0299 [RAPL Power Unit] (RAPL\_PWR\_UNIT)**

Read-only, Volatile. Reset: 0000\_0000\_0000\_0000h.

Core::X86::Msr::RAPL\_PWR\_UNIT\_lthree[1:0]; MSRC0010299

Bits	Description
63:20	Reserved.
19:16	<b>TU: Time Units in seconds.</b> Read-only, Volatile. Reset: 0.
15:13	Reserved.
12:8	<b>ESU: Energy Status Units.</b> Read-only, Volatile. Reset: 0.
7:4	Reserved.
3:0	<b>PU: Power Units.</b> Read-only, Volatile. Reset: 0.

**MSRC001\_029A [Core Energy Status] (CORE\_ENERGY\_STAT)**

Read-only, Volatile. Reset: 0000_0000_0000_0000h.	
Core::X86::Msr::CORE_ENERGY_STAT_lthree[1:0]_core[3:0]; MSRC001029A	
Bits	Description
63:32	Reserved.
31:0	<b>TotalEnergyConsumed.</b> Read-only, Volatile. Reset: 0.

**MSRC001\_029B [Package Energy Status] (PKG\_ENERGY\_STAT)**

Read-only, Volatile. Reset: 0000_0000_0000_0000h.	
Core::X86::Msr::PKG_ENERGY_STAT_lthree[1:0]; MSRC001029B	
Bits	Description
63:32	Reserved.
31:0	<b>TotalEnergyConsumed.</b> Read-only, Volatile. Reset: 0.

**2.1.12.5 MSRs - MSRC001\_1xxx**

See 1.3.3 [Register Mnemonics] for a description of the register naming convention. MSRs are accessed through x86 WRMSR and RDMSR instructions.

**MSRC001\_1002 [CPUID Features for CPUID Fn00000007\_E[A,B]X] (CPUID\_7\_Features)**

Read-write.	
Core::X86::Msr::CPUID_7_Features[63:32] provides control over values read from Core::X86::Cpuid::StructExtFeatIdEax0; Core::X86::Msr::CPUID_7_Features[31:0] provides control over values read from Core::X86::Cpuid::StructExtFeatIdEbx0.	
Core::X86::Msr::CPUID_7_Features_lthree[1:0]_core[3:0]_thread[1:0]; MSRC0011002	
Bits	Description
63:30	Reserved.
29	<b>SHA.</b> Read-write. Reset: Core::X86::Cpuid::StructExtFeatIdEbx0[SHA].
28:24	Reserved.
23	<b>CLFSHOPT.</b> Read-write. Reset: Core::X86::Cpuid::StructExtFeatIdEbx0[CLFSHOPT].
22:21	Reserved.
20	<b>SMAP.</b> Read-write. Reset: Core::X86::Cpuid::StructExtFeatIdEbx0[SMAP].
19	<b>ADX.</b> Read-write. Reset: Core::X86::Cpuid::StructExtFeatIdEbx0[ADX].
18	<b>RDSEED.</b> Read-write. Reset: Core::X86::Cpuid::StructExtFeatIdEbx0[RDSEED].
17:9	Reserved.
8	<b>BMI2.</b> Read-write. Reset: Core::X86::Cpuid::StructExtFeatIdEbx0[BMI2].
7	<b>SMEP.</b> Read-write. Reset: Core::X86::Cpuid::StructExtFeatIdEbx0[SMEP].
6	Reserved.
5	<b>AVX2.</b> Read-write. Reset: Core::X86::Cpuid::StructExtFeatIdEbx0[AVX2].
4	Reserved.
3	<b>BMI1.</b> Read-write. Reset: Core::X86::Cpuid::StructExtFeatIdEbx0[BMI1].
2:1	Reserved.
0	<b>FSGSBASE.</b> Read-write. Reset: Core::X86::Cpuid::StructExtFeatIdEbx0[FSGSBASE].

**MSRC001\_1003 [Thermal and Power Management CPUID Features] (CPUID\_PWR\_THERM)**

Read-write.	
Core::X86::Msr::CPUID_PWR_THERM provides control over values read from Core::X86::Cpuid::ThermalPwrMgmtEx.	
Core::X86::Msr::CPUID_PWR_THERM_lthree[1:0]_core[3:0]_thread[1:0]; MSRC0011003	
Bits	Description
63:1	Reserved.

0	<b>EffFreq.</b> Read-write. Reset: Core::X86::Cpuid::ThermalPwrMgmtEcx[EffFreq].
---	----------------------------------------------------------------------------------

### MSRC001\_1004 [CPUID Features for CPUID Fn00000001\_E[C,D]X] (CPUID\_Features)

Read-write.

Core::X86::Msr::CPUID\_Features[63:32] provides control over values read from Core::X86::Cpuid::FeatureIdEcx; Core::X86::Msr::CPUID\_Features[31:0] provides control over values read from Core::X86::Cpuid::FeatureIdEdx.

Core::X86::Msr::CPUID\_Features\_lthree[1:0]\_core[3:0]\_thread[1:0]; MSRC0011004

Bits	Description
63	Reserved.
62	<b>RDRAND.</b> Read-write. Reset: Core::X86::Cpuid::FeatureIdEcx[RDRAND].
61	<b>F16C.</b> Read-write. Reset: Core::X86::Cpuid::FeatureIdEcx[F16C].
60	<b>AVX.</b> Read-write. Reset: Core::X86::Cpuid::FeatureIdEcx[AVX].
59	<b>OSXSAVE.</b> Read-write. Reset: Core::X86::Cpuid::FeatureIdEcx[OSXSAVE]. Modifies Core::X86::Cpuid::FeatureIdEcx[OSXSAVE] only if CR4[OSXSAVE].
58	<b>XSAVE.</b> Read-write. Reset: Core::X86::Cpuid::FeatureIdEcx[XSAVE].
57	<b>AES.</b> Read-write. Reset: Core::X86::Cpuid::FeatureIdEcx[AES]. Modifies Core::X86::Cpuid::FeatureIdEcx[AES] only if the reset value is 1.
56	Reserved.
55	<b>POPCNT.</b> Read-write. Reset: Core::X86::Cpuid::FeatureIdEcx[POPCNT].
54	<b>MOVBE.</b> Read-write. Reset: Core::X86::Cpuid::FeatureIdEcx[MOVBE].
53	Reserved.
52	<b>SSE42.</b> Read-write. Reset: Core::X86::Cpuid::FeatureIdEcx[SSE42].
51	<b>SSE41.</b> Read-write. Reset: Core::X86::Cpuid::FeatureIdEcx[SSE41].
50:46	Reserved.
45	<b>CMPXCHG16B.</b> Read-write. Reset: Core::X86::Cpuid::FeatureIdEcx[CMPXCHG16B].
44	<b>FMA.</b> Read-write. Reset: Core::X86::Cpuid::FeatureIdEcx[FMA].
43:42	Reserved.
41	<b>SSSE3.</b> Read-write. Reset: Core::X86::Cpuid::FeatureIdEcx[SSSE3].
40:36	Reserved.
35	<b>Monitor.</b> Read-write. Reset: Core::X86::Cpuid::FeatureIdEcx[Monitor]. Modifies Core::X86::Cpuid::FeatureIdEcx[Monitor] only if ~Core::X86::Msr::HWCR[MonMwaitDis].
34	Reserved.
33	<b>PCLMULQDQ.</b> Read-write. Reset: Core::X86::Cpuid::FeatureIdEcx[PCLMULQDQ]. Modifies Core::X86::Cpuid::FeatureIdEcx[PCLMULQDQ] only if the reset value is 1.
32	<b>SSE3.</b> Read-write. Reset: Core::X86::Cpuid::FeatureIdEcx[SSE3].
31:29	Reserved.
28	<b>HTT.</b> Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[HTT].
27	Reserved.
26	<b>SSE2.</b> Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[SSE2].
25	<b>SSE.</b> Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[SSE].
24	<b>FXSR.</b> Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[FXSR].
23	<b>MMX: MMX™ instructions.</b> Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[MMX].
22:20	Reserved.
19	<b>CLFSH.</b> Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[CLFSH].
18	Reserved.
17	<b>PSE36.</b> Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[PSE36].
16	<b>PAT.</b> Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[PAT].
15	<b>CMOV.</b> Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[CMOV].
14	<b>MCA.</b> Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[MCA].

13	<b>PGE</b> . Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[PGE].
12	<b>MTRR</b> . Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[MTRR].
11	<b>SysEnterSysExit</b> . Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[SysEnterSysExit].
10	Reserved.
9	<b>APIC</b> . Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[APIC]. Modifies Core::X86::Cpuid::FeatureIdEdx[APIC] only if Core::X86::Msrr::APIC_BAR[ApicEn].
8	<b>CMPXCHG8B</b> . Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[CMXCHG8B].
7	<b>MCE</b> . Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[MCE].
6	<b>PAE</b> . Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[PAE].
5	<b>MSR</b> . Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[MSR].
4	<b>TSC</b> . Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[TSC].
3	<b>PSE</b> . Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[PSE].
2	<b>DE</b> . Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[DE].
1	<b>VME</b> . Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[VME].
0	<b>FPU</b> . Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[FPU].

### MSRC001\_1005 [CPUID Features for CPUID Fn80000001\_E[C,D]X] (CPUID\_ExtFeatures)

Read-write.	
Core::X86::Msrr::CPUID_ExtFeatures[63:32] provides control over values read from Core::X86::Cpuid::FeatureExtIdEcX; Core::X86::Msrr::CPUID_ExtFeatures[31:0] provides control over values read from Core::X86::Cpuid::FeatureExtIdEdx.	
Core::X86::Msrr::CPUID_ExtFeatures_ithree[1:0]_core[3:0]_thread[1:0]; MSRC0011005	
Bits	Description
63:62	Reserved.
61	<b>MwaitExtended</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcX[MwaitExtended].
60	<b>PerfCtrExtL3</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcX[PerfCtrExtL3].
59	<b>PerfTsc</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcX[PerfTsc].
58	<b>DataBreakpointExtension</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcX[DataBreakpointExtension].
57	Reserved.
56	<b>PerfCtrExtDF</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcX[PerfCtrExtDF].
55	<b>PerfCtrExtCore</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcX[PerfCtrExtCore].
54	<b>TopologyExtensions</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcX[TopologyExtensions].
53:50	Reserved.
49	<b>TCE</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcX[TCE].
48	<b>FMA4</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcX[FMA4]. Init: 0h.
47	<b>LWP</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcX[LWP].
46	Reserved.
45	<b>WDT</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcX[WDT].
44	<b>SKINIT</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcX[SKINIT].
43	<b>XOP</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcX[XOP].
42	<b>IBS</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcX[IBS]. Init: BIOS,0. To enable the IBS feature, use BIOS setup option.
41	<b>OSVW</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcX[OSVW].
40	<b>ThreeDNowPrefetch</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcX[ThreeDNowPrefetch].
39	<b>MisAlignSse</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcX[MisAlignSse].
38	<b>SSE4A</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcX[SSE4A].
37	<b>ABM</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcX[ABM].
36	<b>AltMovCr8</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcX[AltMovCr8].

35	<b>ExtApicSpace</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[ExtApicSpace].
34	<b>SVM</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[SVM].
33	<b>CmpLegacy</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[CmpLegacy].
32	<b>LahfSahf</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[LahfSahf].
31	<b>ThreeDNow</b> : <b>3DNow!™ instructions</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNow].
30	<b>ThreeDNowExt</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNowExt].
29	<b>LM</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[LM].
28	Reserved.
27	<b>RDTPCP</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[RDTPCP].
26	<b>Page1GB</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[Page1GB].
25	<b>FFXSR</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[FFXSR].
24	<b>FCSR</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[FCSR].
23	<b>MMX</b> : <b>MMX™ instructions</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[MMX].
22	<b>MmxExt</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[MmxExt].
21	Reserved.
20	<b>NX</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[NX].
19:18	Reserved.
17	<b>PSE36</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[PSE36].
16	<b>PAT</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[PAT].
15	<b>CMOV</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[CMOV].
14	<b>MCA</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[MCA].
13	<b>PGE</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[PGE].
12	<b>MTRR</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[MTRR].
11	<b>SysCallSysRet</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[SysCallSysRet].
10	Reserved.
9	<b>APIC</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[APIC].
8	<b>CMPXCHG8B</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[CMXCHG8B].
7	<b>MCE</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[MCE].
6	<b>PAE</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[PAE].
5	<b>MSR</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[MSR].
4	<b>TSC</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[TSC].
3	<b>PSE</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[PSE].
2	<b>DE</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[DE].
1	<b>VME</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[VME].
0	<b>FPU</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[FPU].

**MSRC001\_1019 [Address Mask For DR1 Breakpoint] (DR1\_ADDR\_MASK)**

Read-write. Reset: 0000\_0000\_0000\_0000h.

Support indicated by Core::X86::Cpuid::FeatureExtIdEcx[DataBreakpointExtension].

Core::X86::Msr::DR1\_ADDR\_MASK\_lthree[1:0]\_core[3:0]\_thread[1:0]; MSRC0011019

Bits	Description
63:32	Reserved.
31:0	<b>AddrMask</b> : <b>mask for DR linear address data breakpoint DR1</b> . Read-write. Reset: 0. 1=Exclude bit into address compare. 0=Include bit into address compare. See Core::X86::Msr::DR1_ADDR_MASK. AddrMask[11:0] qualifies the DR1 linear address instruction breakpoint, allowing the DR1 instruction breakpoint on a range of addresses in memory.

**MSRC001\_101A [Address Mask For DR2 Breakpoint] (DR2\_ADDR\_MASK)**

Read-write. Reset: 0000\_0000\_0000\_0000h.

Support indicated by Core::X86::Cpuid::FeatureExtIdEcx[DataBreakpointExtension].	
Core::X86::Msr::DR2_ADDR_MASK_lthree[1:0]_core[3:0]_thread[1:0]; MSRC001101A	
Bits	Description
63:32	Reserved.
31:0	<b>AddrMask: mask for DR linear address data breakpoint DR2.</b> Read-write. Reset: 0. 1=Exclude bit into address compare. 0=Include bit into address compare. See Core::X86::Msr::DR0_ADDR_MASK. AddrMask[11:0] qualifies the DR2 linear address instruction breakpoint, allowing the DR2 instruction breakpoint on a range of addresses in memory.

**MSRC001\_101B [Address Mask For DR3 Breakpoint] (DR3\_ADDR\_MASK)**

Read-write. Reset: 0000_0000_0000_0000h.	
Support indicated by Core::X86::Cpuid::FeatureExtIdEcx[DataBreakpointExtension].	
Core::X86::Msr::DR3_ADDR_MASK_lthree[1:0]_core[3:0]_thread[1:0]; MSRC001101B	
Bits	Description
63:32	Reserved.
31:0	<b>AddrMask: mask for DR linear address data breakpoint DR3.</b> Read-write. Reset: 0. 1=Exclude bit into address compare. 0=Include bit into address compare. See Core::X86::Msr::DR0_ADDR_MASK. AddrMask[11:0] qualifies the DR3 linear address instruction breakpoint, allowing the DR3 instruction breakpoint on a range of addresses in memory.

**MSRC001\_1023 [Table Walker Configuration] (TW\_CFG)**

Read-write. Reset: 0000_0000_0000_0000h.	
Core::X86::Msr::TW_CFG_lthree[1:0]_core[3:0]; MSRC0011023	
Bits	Description
63:50	Reserved.
49	<b>TwCfgCombineCr0Cd: combine CR0_CD for both threads of a core.</b> Read-write. Reset: 0. Init: BIOS,1. 1=The host Cr0_Cd values from the two threads are OR'd together and used by both threads.
48:0	Reserved.

**MSRC001\_1027 [Address Mask For DR0 Breakpoints] (DR0\_ADDR\_MASK)**

Read-write. Reset: 0000_0000_0000_0000h.	
Support for DR0[31:12] is indicated by Core::X86::Cpuid::FeatureExtIdEcx[DataBreakpointExtension]. See Core::X86::Msr::DR1_ADDR_MASK.	
Core::X86::Msr::DR0_ADDR_MASK_lthree[1:0]_core[3:0]_thread[1:0]; MSRC0011027	
Bits	Description
63:32	Reserved.
31:0	<b>DR0: mask for DR0 linear address data breakpoint.</b> Read-write. Reset: 0. This field qualifies the DR0 linear address data breakpoint, allowing the DR0 data breakpoint on a range of addresses in memory. AddrMask[11:0] qualifies the DR0 linear address instruction breakpoint, allowing the DR0 instruction breakpoint on a range of addresses in memory. The mask bits are active high. DR0 is always used, and it can be used in conjunction with any debug function that uses DR0. DR0[31:12] is only valid for data breakpoints. The legacy DR0 breakpoint function is provided by DR0[31:0] == 0000_0000h).
<b>ValidValues:</b>	
Value	Description
0	Include bit into address compare
1	Exclude bit into address compare

**MSRC001\_1030 [IBS Fetch Control] (IBS\_FETCH\_CTL)**

Reset: 0000_0000_0000_0000h.	
See 2.1.14 [Instruction Based Sampling (IBS)].	
The IBS fetch sampling engine is described as follows:	
<ul style="list-style-type: none"> <li>The periodic fetch counter is an internal 20-bit counter:</li> </ul>	

	<ul style="list-style-type: none"> <li>The periodic fetch counter [19:4] is set to IbsFetchCnt[19:4] and the periodic fetch counter [3:0] is set according to IbsRandEn when IbsFetchEn is changed from 0 to 1.</li> <li>It increments for every fetch cycle that completes when IbsFetchEn == 1 and IbsFetchVal == 0. <ul style="list-style-type: none"> <li>The periodic fetch counter is undefined when IbsFetchEn == 0 or IbsFetchVal == 1.</li> </ul> </li> <li>When IbsFetchCnt[19:4] is read it returns the current value of the periodic fetch counter [19:4].</li> </ul> <ul style="list-style-type: none"> <li>When the periodic fetch counter reaches {IbsFetchMaxCnt[19:4],0h} and the selected instruction fetch completes or is aborted: <ul style="list-style-type: none"> <li>IbsFetchVal is set to 1. <ul style="list-style-type: none"> <li>Drivers can't assume that IbsFetchCnt[19:4] is 0 when IbsFetchVal == 1.</li> </ul> </li> </ul> </li> <li>The status of the operation is written to the IBS fetch registers (this register, Core::X86::Msr::IBS_FETCH_LINADDR and Core::X86::Msr::IBS_FETCH_PHYSADDR).</li> <li>An interrupt is generated as specified by Core::X86::Msr::IBS_CTL. The interrupt service routine associated with this interrupt is responsible for saving the performance information stored in IBS execution registers.</li> </ul>										
Core::X86::Msr::IBS_FETCH_CTL_lthree[1:0]_core[3:0]_thread[1:0]; MSR00011030											
Bits	Description										
63:59	Reserved.										
58	<b>IbsFetchL2Miss: L2 cache miss for the sampled fetch.</b> Read-only, Volatile. Reset: 0. 1=The instruction fetch missed in the L2 Cache. Qualified by (IbsFetchComp == 1).										
57	<b>IbsRandEn: random instruction fetch tagging enable.</b> Read-write. Reset: 0. 0=Bits[3:0] of the fetch counter are set to 0h when IbsFetchEn is set to start the fetch counter. 1=Bits[3:0] of the fetch counter are randomized when IbsFetchEn is set to start the fetch counter.										
56	<b>IbsL2TlbMiss: instruction cache L2TLB miss.</b> Read-only, Volatile. Reset: 0. 1=The instruction fetch missed in the L2 TLB.										
55	<b>IbsL1TlbMiss: instruction cache L1TLB miss.</b> Read-only, Volatile. Reset: 0. 1=The instruction fetch missed in the L1 TLB.										
54:53	<b>IbsL1TlbPgSz: instruction cache L1TLB page size.</b> Read-only, Volatile. Reset: 0. Indicates the page size of the translation in the L1 TLB. This field is only valid if IbsPhyAddrValid == 1.										
	<b>Valid Values:</b>										
	<table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>4 KB</td> </tr> <tr> <td>01b</td> <td>2 MB</td> </tr> <tr> <td>10b</td> <td>1 GB</td> </tr> <tr> <td>11b</td> <td>Reserved</td> </tr> </tbody> </table>	Value	Description	00b	4 KB	01b	2 MB	10b	1 GB	11b	Reserved
Value	Description										
00b	4 KB										
01b	2 MB										
10b	1 GB										
11b	Reserved										
52	<b>IbsPhyAddrValid: instruction fetch physical address valid.</b> Read-only, Volatile. Reset: 0. 1=The physical address in Core::X86::Msr::IBS_FETCH_PHYSADDR and the IbsL1TlbPgSz field are valid for the instruction fetch.										
51	<b>IbsIcMiss: instruction cache miss.</b> Read-only, Volatile. Reset: 0. 1=The instruction fetch missed in the instruction cache.										
50	<b>IbsFetchComp: instruction fetch complete.</b> Read-only, Volatile. Reset: 0. 1=The instruction fetch completed and the data is available for use by the instruction decoder.										
49	<b>IbsFetchVal: instruction fetch valid.</b> Read-only, Volatile. Reset: 0. 1=New instruction fetch data available. When this bit is set, the fetch counter stops counting and an interrupt is generated as specified by Core::X86::Msr::IBS_CTL. This bit must be cleared for the fetch counter to start counting. When clearing this bit, software can write 0000h to IbsFetchCnt[19:4] to start the fetch counter at IbsFetchMaxCnt[19:4].										
48	<b>IbsFetchEn: instruction fetch enable.</b> Read-write. Reset: 0. 1=Instruction fetch sampling is enabled.										
47:32	<b>IbsFetchLat: instruction fetch latency.</b> Read-only, Volatile. Reset: 0. Indicates the number of clock cycles from when the instruction fetch was initiated to when the data was delivered to the core. If the instruction fetch is abandoned before the fetch completes, this field returns the number of clock cycles from when the instruction fetch was initiated to when the fetch was abandoned.										



31:16	<b>IbsFetchCnt[19:4]</b> . Read-write, Volatile. Reset: 0. Provides read/write access to bits[19:4] of the periodic fetch counter. Programming this field to a value greater than or equal to IbsFetchMaxCnt[19:4] results in undefined behavior.
15:0	<b>IbsFetchMaxCnt[19:4]</b> . Read-write. Reset: 0. Specifies bits[19:4] of the maximum count value of the periodic fetch counter. Programming this field to 0000h and setting IbsFetchEn results in undefined behavior. Bits[3:0] of the maximum count are always 0000b.

**MSRC001\_1031 [IBS Fetch Linear Address] (IBS\_FETCH\_LINADDR)**

Read-write, Volatile.	
Reset: 0000000000000000h.	
Core::X86::Msr::IBS_FETCH_LINADDR_lthree[1:0]_core[3:0]_thread[1:0]; MSRC0011031	
Bits	Description
63:0	<b>IbsFetchLinAd: instruction fetch linear address</b> . Read-write, Volatile. Provides the linear address in canonical form for the tagged instruction fetch.

**MSRC001\_1032 [IBS Fetch Physical Address] (IBS\_FETCH\_PHYSADDR)**

Reset: 0000_0000_0000_0000h.	
Core::X86::Msr::IBS_FETCH_PHYSADDR_lthree[1:0]_core[3:0]_thread[1:0]; MSRC0011032	
Bits	Description
63:48	Reserved. Read-only. Reset: Fixed, 0.
47:0	<b>IbsFetchPhysAd: instruction fetch physical address</b> . Read-write, Volatile. Reset: 0. Provides the physical address for the tagged instruction fetch. The lower 12 bits are not modified by address translation, so they are always the same as the linear address. This field contains valid data only if Core::X86::Msr::IBS_FETCH_CTL[IbsPhyAddrValid] is asserted.

**MSRC001\_1033 [IBS Execution Control] (IBS\_OP\_CTL)**

See 2.1.14 [Instruction Based Sampling (IBS)].	
The IBS execution sampling engine is described as follows for IbsOpCntCtl == 1. If IbsOpCntCtl == 1n then references to "periodic op counter" mean "periodic cycle counter".	
<ul style="list-style-type: none"> <li>• The periodic op counter is an internal 27-bit counter: <ul style="list-style-type: none"> <li>• It is set to IbsOpCurCnt[26:0] when IbsOpEn is changed from 0 to 1.</li> <li>• It increments every dispatched op when IbsOpEn == 1 and IbsOpVal == 0. <ul style="list-style-type: none"> <li>• The periodic op counter is undefined when IbsOpEn == 0 or IbsOpVal == 1.</li> </ul> </li> <li>• When IbsOpCurCnt[26:0] is read then it returns the current value of the periodic micro-op counter [26:0].</li> </ul> </li> <li>• When the periodic micro-op counter reaches IbsOpMaxCnt: <ul style="list-style-type: none"> <li>• The next dispatched micro-op is tagged if IbsOpCntCtl == 1. A valid op in the next dispatched line is tagged if IbsOpCntCtl == 0. See IbsOpCntCtl.</li> <li>• The periodic micro-op counter [26:7]=0; [6:0] is randomized by hardware.</li> </ul> </li> <li>• The periodic micro-op counter is not modified when a tagged micro-op is flushed.</li> <li>• When a tagged micro-op is retired: <ul style="list-style-type: none"> <li>• IbsOpVal is set to 1. <ul style="list-style-type: none"> <li>• Drivers can't assume that IbsOpCurCnt is 0 when IbsOpVal == 1.</li> </ul> </li> </ul> </li> <li>• The status of the operation is written to the IBS execution registers (this register, Core::X86::Msr::IBS_OP_RIP, Core::X86::Msr::IBS_OP_DATA, Core::X86::Msr::IBS_OP_DATA2, Core::X86::Msr::IBS_OP_DATA3, Core::X86::Msr::IBS_DC_LINADDR and Core::X86::Msr::IBS_DC_PHYSADDR).</li> <li>• An interrupt is generated as specified by Core::X86::Msr::IBS_CTL. The interrupt service routine associated with this interrupt is responsible for saving the performance information stored in IBS execution registers.</li> </ul>	
Core::X86::Msr::IBS_OP_CTL_lthree[1:0]_core[3:0]_thread[1:0]; MSRC0011033	
Bits	Description
63:59	Reserved.

58:32	<b>IbsOpCurCnt[26:0]: periodic op counter current count.</b> Read-write, Volatile. Returns the current value of the periodic op counter.						
31:27	Reserved.						
26:20	<b>IbsOpMaxCnt[26:20]: periodic op counter maximum count.</b> Read-write. See IbsOpMaxCnt[19:4].						
19	<b>IbsOpCntCtl: periodic op counter count control.</b> Read-write. 0=Count clock cycles; a 1-of-4 round-robin counter selects an op in the next dispatch line; if the op pointed to by the round-robin counter is invalid, then the next younger valid op is selected. 1=Count dispatched Micro-Ops; when a roll-over occurs, the counter is preloaded with a pseudorandom 7 bit value between 1 and 127.						
18	<b>IbsOpVal: micro-op sample valid.</b> Read-write, Volatile. 1=New instruction execution data available; the periodic op counter is disabled from counting. An interrupt may be generated when this bit is set as specified by Core::X86::Msr::IBS_CTL[LvtOffset].						
17	<b>IbsOpEn: micro-op sampling enable.</b> Read-write. 1=Instruction execution sampling enabled.						
16	Reserved.						
15:0	<b>IbsOpMaxCnt[19:4]: periodic op counter maximum count.</b> Read-write. IbsOpMaxCnt[26:0] = {IbsOpMaxCnt[26:20], IbsOpMaxCnt[19:4], 0000b}. Specifies maximum count value of the periodic op counter. Bits [3:0] of the maximum count are always 0000b. <b>Valid Values:</b>						
	<table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0008h-0000h</td> <td>Reserved.</td> </tr> <tr> <td>FFFFh-0009h</td> <td>&lt;Value&gt; *16 Ops.</td> </tr> </tbody> </table>	Value	Description	0008h-0000h	Reserved.	FFFFh-0009h	<Value> *16 Ops.
Value	Description						
0008h-0000h	Reserved.						
FFFFh-0009h	<Value> *16 Ops.						

**MSRC001\_1034 [IBS Op Logical Address] (IBS\_OP\_RIP)**

Read-write, Volatile. Reset: 0000_0000_0000_0000h.	
Core::X86::Msr::IBS_OP_RIP_lthree[1:0]_core[3:0]_thread[1:0]; MSRC0011034	
Bits	Description
63:0	<b>IbsOpRip: micro-op linear address.</b> Read-write, Volatile. Reset: 0. Linear address in canonical form for the instruction that contains the tagged micro-op.

**MSRC001\_1035 [IBS Op Data] (IBS\_OP\_DATA)**

Read-write, Volatile. Reset: 0000_0000_0000_0000h.	
Core::X86::Msr::IBS_OP_DATA_lthree[1:0]_core[3:0]_thread[1:0]; MSRC0011035	
Bits	Description
63:41	Reserved.
40	<b>IbsOpMicrocode.</b> Read-write, Volatile. Reset: 0. 1=Tagged operation from microcode.
39	<b>IbsOpBrnFuse: fused branch micro-op.</b> Read-write, Volatile. Reset: 0. 1=Tagged operation was a fused branch micro-op. Support indicated by Core::X86::Cpuid::IbsIdEax[OpBrnFuse].
38	<b>IbsRipInvalid: RIP is invalid.</b> Read-write, Volatile. Reset: 0. 1=Tagged operation RIP is invalid. Support indicated by Core::X86::Cpuid::IbsIdEax[RipInvalidChk].
37	<b>IbsOpBrnRet: branch micro-op retired.</b> Read-write, Volatile. Reset: 0. 1=Tagged operation was a branch micro-op that retired.
36	<b>IbsOpBrnMisp: mispredicted branch micro-op.</b> Read-write, Volatile. Reset: 0. 1=Tagged operation was a branch micro-op that was mispredicted. Qualified by IbsOpBrnRet == 1.
35	<b>IbsOpBrnTaken: taken branch micro-op.</b> Read-write, Volatile. Reset: 0. 1=Tagged operation was a branch micro-op that was taken. Qualified by IbsOpBrnRet == 1.
34	<b>IbsOpReturn: return micro-op.</b> Read-write, Volatile. Reset: 0. 1=Tagged operation was return micro-op. Qualified by (IbsOpBrnRet == 1).
33:32	Reserved.
31:16	<b>IbsTagToRetCtr: micro-op tag to retire count.</b> Read-write, Volatile. Reset: 0. This field returns the number of cycles from when the micro-op was tagged to when the micro-op was retired. This field is

	equal to IbsCompToRetCtr when the tagged micro-op is a NOP.
15:0	<b>IbsCompToRetCtr: micro-op completion to retire count.</b> Read-write, Volatile. Reset: 0. This field returns the number of cycles from when the micro-op was completed to when the micro-op was retired.

**MSRC001\_1036 [IBS Op Data 2] (IBS\_OP\_DATA2)**

Reset: 0000_0000_0000_0000h.	
Data is only valid for load operations that miss both the L1 data cache and the L2 cache. If a load operation crosses a cache line boundary, the data returned in this register is the data for the access to the lower cache line.	
Core::X86::Msr::IBS_OP_DATA2_lthree[1:0]_core[3:0]_thread[1:0]; MSRC0011036	
Bits	Description
63:6	Reserved.
5	<b>CacheHitSt: IBS cache hit state.</b> Read-write, Volatile. Reset: 0. 0=M State. 1=O State. Valid when the data source type is Cache(2h).
4	<b>RmtNode: IBS request destination node.</b> Read-write, Volatile. Reset: 0. 0=The request is serviced by the NB in the same node as the core. 1=The request is serviced by the NB in a different node than the core. Valid when NbIbsReqSrc is non-zero.
3	Reserved.
2:0	<b>DataSrc: northbridge IBS request data source.</b> Read-write. Reset: 0.
<b>ValidValues:</b>	
Value	Description
0h	No valid status.
1h	Reserved.
2h	Cache: data returned from another cores cache.
3h	DRAM: data returned from DRAM.
4h	Reserved for remote cache.
5h	Reserved.
6h	Reserved.
7h	Other: data returned from MMIO/Config/PCI/APIC.

**MSRC001\_1037 [IBS Op Data 3] (IBS\_OP\_DATA3)**

Read-write, Volatile. Reset: 0000_0000_0000_0000h.	
If a load or store operation crosses a 256-bit boundary, the data returned in this register is the data for the access to the data below the 256-bit boundary.	
Core::X86::Msr::IBS_OP_DATA3_lthree[1:0]_core[3:0]_thread[1:0]; MSRC0011037	
Bits	Description
63:48	<b>IbsTlbRefillLat: L1 DTLB refill latency.</b> Read-write, Volatile. Reset: 0. The number of cycles from when a L1 DTLB refill is triggered by a tagged op to when the L1 DTLB fill has been completed.
47:32	<b>IbsDcMissLat: data cache miss latency.</b> Read-write, Volatile. Reset: 0. Indicates the number of clock cycles from when a miss is detected in the data cache to when the data was delivered to the core. The value returned by this counter is not valid for data cache writes or prefetch instructions.
31:26	<b>IbsOpDcMissOpenMemReqs: outstanding memory requests on DC fill.</b> Read-write, Volatile. Reset: 0. The number of allocated, valid DC MABs when the MAB corresponding to a tagged DC miss op is deallocated. Includes the MAB allocated by the sampled op. 00000b=No information provided.
25:22	<b>IbsOpMemWidth: load/store size in bytes.</b> Read-write, Volatile. Reset: 0. Report the number of bytes the load or store is attempting to access.
<b>ValidValues:</b>	
Value	Description
0h	No information provided.
1h	Byte.
2h	Word.
3h	DW.

	4h	QW.
	5h	OW.
	Fh-6h	Reserved.
21	<b>IbsSwPf: software prefetch.</b> Read-write, Volatile. Reset: 0. 1=The op is a software prefetch.	
20	<b>IbsL2Miss: L2 cache miss for the sampled operation.</b> Read-write, Volatile. Reset: 0. 1=The operation missed in the L2, regardless of whether the op initiated the request to the L2.	
19	<b>IbsDcL2TlbHit1G: data cache L2TLB hit in 1G page.</b> Read-write, Volatile. Reset: 0. 1=The physical address for the tagged load or store operation was present in a 1G page table entry in the data cache L2TLB.	
18	<b>IbsDcPhyAddrValid: data cache physical address valid.</b> Read-write, Volatile. Reset: 0. 1=The physical address in Core::X86::Msr::IBS_DC_PHYSADDR is valid for the load or store operation.	
17	<b>IbsDcLinAddrValid: data cache linear address valid.</b> Read-write, Volatile. Reset: 0. 1=The linear address in Core::X86::Msr::IBS_DC_LINADDR is valid for the load or store operation.	
16	<b>DcMissNoMabAlloc: DC miss with no MAB allocated.</b> Read-write, Volatile. Reset: 0. 1=The tagged load or store operation hit on an already allocated MAB.	
15	<b>IbsDcLockedOp: locked operation.</b> Read-write, Volatile. Reset: 0. 1=Tagged load or store operation is a locked operation.	
14	<b>IbsDcUcMemAcc: UC memory access.</b> Read-write, Volatile. Reset: 0. 1=Tagged load or store operation accessed uncacheable memory.	
13	<b>IbsDcWcMemAcc: WC memory access.</b> Read-write, Volatile. Reset: 0. 1=Tagged load or store operation accessed write combining memory.	
12:9	Reserved.	
8	<b>IbsDcMisAcc: misaligned access.</b> Read-write, Volatile. Reset: 0. 1=The tagged load or store operation crosses a 256 bit address boundary.	
7	<b>IbsDcMiss: data cache miss.</b> Read-write, Volatile. Reset: 0. 1=The cache line used by the tagged load or store was not present in the data cache.	
6	<b>IbsDcL2tlbHit2M: data cache L2TLB hit in 2M page.</b> Read-write, Volatile. Reset: 0. 1=The physical address for the tagged load or store operation was present in a 2M page table entry in the data cache L2TLB.	
5	<b>IbsDcL1TlbHit1G: data cache L1TLB hit in 1G page.</b> Read-write, Volatile. Reset: 0. 1=The physical address for the tagged load or store operation was present in a 1G page table entry in the data cache L1TLB.	
4	<b>IbsDcL1TlbHit2M: data cache L1TLB hit in 2M page.</b> Read-write, Volatile. Reset: 0. 1=The physical address for the tagged load or store operation was present in a 2M page table entry in the data cache L1TLB.	
3	<b>IbsDcL2TlbMiss: data cache L2TLB miss.</b> Read-write, Volatile. Reset: 0. 1=The physical address for the tagged load or store operation was not present in the data cache L2TLB.	
2	<b>IbsDcL1tlbMiss: data cache L1TLB miss.</b> Read-write, Volatile. Reset: 0. 1=The physical address for the tagged load or store operation was not present in the data cache L1TLB.	
1	<b>IbsStOp: store op.</b> Read-write, Volatile. Reset: 0. 1=Tagged operation is a store operation.	
0	<b>IbsLdOp: load op.</b> Read-write, Volatile. Reset: 0. 1=Tagged operation is a load operation.	

**MSRC001\_1038 [IBS DC Linear Address] (IBS\_DC\_LINADDR)**

Read-write, Volatile. Reset: 0000\_0000\_0000\_0000h.

Core::X86::Msr::IBS\_DC\_LINADDR\_lthree[1:0]\_core[3:0]\_thread[1:0]; MSRC0011038

Bits	Description
63:0	<b>IbsDcLinAd.</b> Read-write, Volatile. Reset: 0. Provides the linear address in canonical form for the tagged load or store operation. This field contains valid data only if Core::X86::Msr::IBS_OP_DATA3[IbsDcLinAddrValid] is asserted.

**MSRC001\_1039 [IBS DC Physical Address] (IBS\_DC\_PHYSADDR)**

Read-write, Volatile. Reset: 0000_0000_0000_0000h.	
Core::X86::Msr::IBS_DC_PHYSADDR_lthree[1:0]_core[3:0]_thread[1:0]; MSRC0011039	
Bits	Description
63:48	Reserved.
47:0	<b>IbsDcPhysAd: load or store physical address.</b> Read-write, Volatile. Reset: 0. Provides the physical address for the tagged load or store operation. The lower 12 bits are not modified by address translation, so they are always the same as the linear address. This field contains valid data only if Core::X86::Msr::IBS_OP_DATA3[IbsDcPhyAddrValid] is asserted.

**MSRC001\_103A [IBS Control] (IBS\_CTL)**

Read, Error-on-write. Reset: 0000_0000_0000_0X0Xh.	
Core::X86::Msr::IBS_CTL_lthree[1:0]_core[3:0]_thread[1:0]; MSRC001103A	
Bits	Description
63:9	Reserved.
8	<b>LvtOffsetVal: local vector table offset valid.</b> Read, Error-on-write. Reset: Xb.
7:4	Reserved.
3:0	<b>LvtOffset: local vector table offset.</b> Read, Error-on-write. Reset: Xh.

**MSRC001\_103B [IBS Branch Target Address] (BP\_IBSTGT\_RIP)**

Read-write, Volatile. Reset: 0000_0000_0000_0000h.	
Support for this register indicated by Core::X86::Cpuid::IbsIdEax[BrnTrgt].	
Core::X86::Msr::BP_IBSTGT_RIP_lthree[1:0]_core[3:0]_thread[1:0]; MSRC001103B	
Bits	Description
63:0	<b>IbsBrTarget.</b> Read-write, Volatile. Reset: 0. The logical address in canonical form for the branch target. Contains a valid target if non-0. Qualified by Core::X86::Msr::IBS_OP_DATA[IbsOpBrnRet] == 1.

**MSRC001\_103C [IBS Fetch Control Extended] (IC\_IBS\_EXTD\_CTL)**

Read-only, Volatile. Reset: 0000_0000_0000_0000h.	
Support for this register indicated by Core::X86::Cpuid::IbsIdEax[IbsFetchCtlExtd].	
Core::X86::Msr::IC_IBS_EXTD_CTL_lthree[1:0]_core[3:0]_thread[1:0]; MSRC001103C	
Bits	Description
63:16	Reserved.
15:0	<b>IbsItlbRefillLat: ITLB Refill Latency for the sampled fetch, if there is a reload.</b> Read-only, Volatile. Reset: 0. The number of cycles when the fetch engine is stalled for an ITLB reload for the sampled fetch. If there is no reload, the latency is 0.

**2.1.13 Performance Monitor Counters****2.1.13.1 RDPMC Assignments**

There are six core performance events counters per thread, six performance events counters per L3 complex and four Data Fabric performance events counters mapped to the RDPMC instruction as follows:

- The RDPMC[5:0] instruction accesses core events. See 2.1.13.3 [Core Performance Monitor Counters].
- The RDPMC[F:A] instruction accesses L3 cache events. See 2.1.13.4 [L3 Cache Performance Monitor Counters].

**2.1.13.2 Large Increment per Cycle Events**

The maximum increment for a regular performance event is 15 (i.e., a 4-bit event). However some event types can have a large increment every cycle (example: Core::X86::Pmc::Core::FpRetSseAvxOps).

An option is provided for merging a pair of even/odd performance monitors to acquire an accurate count. The even performance monitor is programmed with the desired event (example: Core::X86::Pmc::Core::FpRetSseAvxOps). The odd performance monitor is programmed with the event Core::X86::Pmc::Core::Merge with the enable bit (En) turned off. The performance monitor combines the count value to a 8-bit increment event and extend the counter to a 64-bit counter.

Software wanting to preload a value to a merged counter pair writes the high-order 16-bit value to the low-order 16 bits of the odd counter and then writes the low-order 48-bit value to the even counter. Reading the even counter of the merged counter pair returns the full 64-bit value.

If an even performance monitor is programmed with the event Core::X86::Pmc::Core::Merge the read results are undetermined. If an even performance monitor is programmed with a non-merge-able event (i.e., less than 5-bit event) while the corresponding odd performance monitor is programmed as Merge, the read results are undetermined. When discontinuing use of a merged counter pair, clear the Merge event from the odd performance monitor.

#### PMCxFFF [Merge] (Merge)

See 2.1.13.2 [Large Increment per Cycle Events].	
Core::X86::Pmc::Core::Merge; PMCxFFF	
Bits	Description
7:0	Reserved.

### 2.1.13.3 Core Performance Monitor Counters

This section provides the core performance counter events that may be selected through Core::X86::Msr::PERF\_CTL[EventSelect[11:8],EventSelect[7:0],UnitMask]. See Core::X86::Msr::PERF\_CTR. See Core::X86::Msr::PERF\_LEGACY\_CTL and Core::X86::Msr::PERF\_LEGACY\_CTR.

#### 2.1.13.3.1 Floating Point (FP) Events

##### PMCx000 [FPU Pipe Assignment] (FpuPipeAssignment)

Read-only. Reset: 00h.	
The number of operations (uOps) and dual-pipe uOps dispatched to each of the 4 FPU execution pipelines. This event reflects how busy the FPU pipelines are and may be used for workload characterization. This includes all operations performed by x87, MMX™, and SSE instructions, including moves. Each increment represents a one-cycle dispatch event. This event is a speculative event. (See Core::X86::Pmc::Core::ExRetMmxFpInstr). Since this event includes non-numeric operations it is not suitable for measuring MFLOPS.	
Core::X86::Pmc::Core::FpuPipeAssignment; PMCx000	
Bits	Description
7	<b>Dual3:</b> Total number multi-pipe uOps assigned to Pipe 3. Read-only. Reset: 0.
6	<b>Dual2:</b> Total number multi-pipe uOps assigned to Pipe 2. Read-only. Reset: 0.
5	<b>Dual1:</b> Total number multi-pipe uOps assigned to Pipe 1. Read-only. Reset: 0.
4	<b>Dual0:</b> Total number multi-pipe uOps assigned to Pipe 0. Read-only. Reset: 0.
3	<b>Total3:</b> Total number uOps assigned to Pipe 3. Read-only. Reset: 0.
2	<b>Total2:</b> Total number uOps assigned to Pipe 2. Read-only. Reset: 0.
1	<b>Total1:</b> Total number uOps assigned to Pipe 1. Read-only. Reset: 0.
0	<b>Total0:</b> Total number uOps assigned to Pipe 0. Read-only. Reset: 0.

##### PMCx001 [FP Scheduler Empty] (FpSchedEmpty)

This is a speculative event. The number of cycles in which the FPU scheduler is empty. Note that some Ops like
----------------------------------------------------------------------------------------------------------------

FP loads bypass the scheduler. Invert this (Core::X86::Msr::PERF_CTL[Inv] == 1) to count cycles in which at least one FPU operation is present in the FPU.	
Core::X86::Pmc::Core::FpSchedEmpty; PMCx001	
Bits	Description
7:0	Reserved.

**PMCx002 [Retired x87 Floating Point Operations] (FpRetx87FpOps)**

Read-write. Reset: 00h.	
The number of x87 floating-point Ops that have retired. The number of events logged per cycle can vary from 0 to 8.	
Core::X86::Pmc::Core::FpRetx87FpOps; PMCx002	
Bits	Description
7:3	Reserved.
2	<b>DivSqrROps: Divide and square root Ops.</b> Read-write. Reset: 0.
1	<b>MulOps: Multiply Ops.</b> Read-write. Reset: 0.
0	<b>AddSubOps: Add/subtract Ops.</b> Read-write. Reset: 0.

**PMCx003 [Retired SSE/AVX Operations] (FpRetSseAvxOps)**

Read-write. Reset: 00h.	
This is a retire-based event. The number of retired SSE/AVX FLOPS. The number of events logged per cycle can vary from 0 to 64. This event can count above 15. See 2.1.13.2 [Large Increment per Cycle Events].	
Core::X86::Pmc::Core::FpRetSseAvxOps; PMCx003	
Bits	Description
7	<b>DpMultAddFlops: Double precision multiply-add FLOPS.</b> Read-write. Reset: 0. Multiply-add counts as 2 FLOPS.
6	<b>DpDivFlops: Double precision divide/square root FLOPS.</b> Read-write. Reset: 0.
5	<b>DpMultFlops: Double precision multiply FLOPS.</b> Read-write. Reset: 0.
4	<b>DpAddSubFlops: Double precision add/subtract FLOPS.</b> Read-write. Reset: 0.
3	<b>SpMultAddFlops: Single precision multiply-add FLOPS.</b> Read-write. Reset: 0. Multiply-add counts as 2 FLOPS.
2	<b>SpDivFlops: Single-precision divide/square root FLOPS.</b> Read-write. Reset: 0.
1	<b>SpMultFlops: Single-precision multiply FLOPS.</b> Read-write. Reset: 0.
0	<b>SpAddSubFlops: Single-precision add/subtract FLOPS.</b> Read-write. Reset: 0.

**PMCx004 [Number of Move Elimination and Scalar Op Optimization] (FpNumMovElimScalOp)**

Read-write. Reset: 00h.	
This is a dispatch based speculative event, and is useful for measuring the effectiveness of the Move elimination and Scalar code optimization schemes.	
Core::X86::Pmc::Core::FpNumMovElimScalOp; PMCx004	
Bits	Description
7:4	Reserved.
3	<b>Optimized: Number of Scalar Ops optimized.</b> Read-write. Reset: 0.
2	<b>OptPotential: Number of Ops that are candidates for optimization (have Z-bit either set or pass).</b> Read-write. Reset: 0.
1	<b>SseMovOpsElim: Number of SSE Move Ops eliminated.</b> Read-write. Reset: 0.
0	<b>SseMovOps: Number of SSE Move Ops.</b> Read-write. Reset: 0.

**PMCx005 [Retired Serializing Ops] (FpRetiredSerOps)**

Read-write. Reset: 00h.	
The number of serializing Ops retired.	
Core::X86::Pmc::Core::FpRetiredSerOps; PMCx005	
Bits	Description

7:4	Reserved.
3	<b>X87CtrlRet: x87 control word mispredict traps due to mispredictions in RC or PC, or changes in mask bits.</b> Read-write. Reset: 0.
2	<b>X87BotRet: x87 bottom-executing uOps retired.</b> Read-write. Reset: 0.
1	<b>SseCtrlRet: SSE control word mispredict traps due to mispredictions in RC, FTZ or DAZ, or changes in mask bits.</b> Read-write. Reset: 0.
0	<b>SseBotRet: SSE bottom-executing uOps retired.</b> Read-write. Reset: 0.

### 2.1.13.3.2 LS Events

#### PMCx025 [Locks] (LsLocks)

Read-write. Reset: 00h.	
Unit Masks ORed.	
Core::X86::Pmc::Core::LsLocks; PMCx025	
Bits	Description
7:4	Reserved.
3	<b>SpecLockMapCommit.</b> Read-write. Reset: 0.
2	<b>SpecLock.</b> Read-write. Reset: 0.
1	<b>NonSpecLock.</b> Read-write. Reset: 0.
0	<b>BusLock.</b> Read-write. Reset: 0.

#### PMCx029 [LS Dispatch] (LsDispatch)

Read-write. Reset: 00h.	
Counts the number of operations dispatched to the LS unit. Unit Masks ADDED.	
Core::X86::Pmc::Core::LsDispatch; PMCx029	
Bits	Description
7:3	Reserved.
2	<b>LdStDispatch: Load-op-Stores.</b> Read-write. Reset: 0.
1	<b>StoreDispatch.</b> Read-write. Reset: 0.
0	<b>LdDispatch.</b> Read-write. Reset: 0.

#### PMCx035 [Store to Load Forward] (LsSTLF)

Number of STLF hits.	
Core::X86::Pmc::Core::LsSTLF; PMCx035	
Bits	Description
7:0	Reserved.

#### PMCx040 [Data Cache Accesses] (LsDcAccesses)

The number of accesses to the data cache for load and store references. This may include certain microcode scratchpad accesses, although these are generally rare. Each increment represents an eight-byte access, although the instruction may only be accessing a portion of that. This event is a speculative event.	
Core::X86::Pmc::Core::LsDcAccesses; PMCx040	
Bits	Description
7:0	Reserved.

#### PMCx041 [MAB Allocation by Pipe] (LsMabAllocPipe)

Read-write. Reset: 00h.	
Core::X86::Pmc::Core::LsMabAllocPipe; PMCx041	
Bits	Description
7:5	Reserved.



4	<b>TlbPipeEarly</b> . Read-write. Reset: 0.
3	<b>HwPf</b> . Read-write. Reset: 0.
2	<b>TlbPipeLate</b> . Read-write. Reset: 0.
1	<b>StPipe</b> . Read-write. Reset: 0.
0	<b>DataPipe</b> . Read-write. Reset: 0.

**PMCx045 [L1 DTLB Miss] (LsL1DTlbMiss)**

Read-write. Reset: 00h.

Core::X86::Pmc::Core::LsL1DTlbMiss; PMCx045

Bits	Description
7	<b>TlbReload1GL2Miss</b> . Read-write. Reset: 0.
6	<b>TlbReload2ML2Miss</b> . Read-write. Reset: 0.
5	<b>TlbReload32KL2Miss</b> . Read-write. Reset: 0.
4	<b>TlbReload4KL2Miss</b> . Read-write. Reset: 0.
3	<b>TlbReload1GL2Hit</b> . Read-write. Reset: 0.
2	<b>TlbReload2ML2Hit</b> . Read-write. Reset: 0.
1	<b>TlbReload32KL2Hit</b> . Read-write. Reset: 0.
0	<b>TlbReload4KL2Hit</b> . Read-write. Reset: 0.

**PMCx046 [Tablewalker allocation] (LsTablewalker)**

Read-write. Reset: 00h.

Core::X86::Pmc::Core::LsTablewalker; PMCx046

Bits	Description
7:4	Reserved.
3	<b>PerfMonTablewalkAllocSide1</b> . Read-write. Reset: 0.
2	<b>PerfMonTablewalkAllocSide0</b> . Read-write. Reset: 0.
1	<b>PerfMonTablewalkAllocDside1</b> . Read-write. Reset: 0.
0	<b>PerfMonTablewalkAllocDside0</b> . Read-write. Reset: 0.

**PMCx047 [Misaligned loads] (LsMisalAccesses)**

Core::X86::Pmc::Core::LsMisalAccesses; PMCx047

Bits	Description
7:0	Reserved.

**PMCx04B [Prefetch Instructions Dispatched] (LsPrefInstrDisp)**

Read-write. Reset: 00h.

Software Prefetch Instructions Dispatched.

Core::X86::Pmc::Core::LsPrefInstrDisp; PMCx04B

Bits	Description
7:3	Reserved.
2	<b>PrefetchNTA</b> . Read-write. Reset: 0.
1	<b>StorePrefetchW</b> . Read-write. Reset: 0.
0	<b>LoadPrefetchW: Prefetch, Prefetch_T0_T1_T2</b> . Read-write. Reset: 0.

**PMCx052 [Ineffective Software Prefetches] (LsInefSwPref)**

Read-write. Reset: 00h.

The number of software prefetches that did not fetch data outside of the processor core.

Core::X86::Pmc::Core::LsInefSwPref; PMCx052

Bits	Description
7:2	Reserved.
1	<b>MabMchCnt</b> . Read-write. Reset: 0.

0	<b>DataPipeSwPfdCchHit</b> . Read-write. Reset: 0.
---	----------------------------------------------------

### PMCx076 [Cycles not in Halt] (LsNotHaltedCyc)

Core::X86::Pmc::Core::LsNotHaltedCyc; PMCx076

Bits	Description
7:0	Reserved.

### 2.1.13.3.3 IC and BP Events

Note: All instruction cache events are speculative events unless specified otherwise.

### PMCx080 [32 Byte Instruction Cache Fetch] (IcFw32)

The number of 32B fetch windows transferred from IC pipe to DE instruction decoder (includes non-cacheable and cacheable fill responses).

Core::X86::Pmc::Core::IcFw32; PMCx080

Bits	Description
7:0	Reserved.

### PMCx081 [32 Byte Instruction Cache Misses] (IcFw32Miss)

The number of 32B fetch windows tried to read the L1 IC and missed in the full tag.

Core::X86::Pmc::Core::IcFw32Miss; PMCx081

Bits	Description
7:0	Reserved.

### PMCx082 [Instruction Cache Refills from L2] (IcCacheFillL2)

The number of 64 byte instruction cache line was fulfilled from the L2 cache.

Core::X86::Pmc::Core::IcCacheFillL2; PMCx082

Bits	Description
7:0	Reserved.

### PMCx083 [Instruction Cache Refills from System] (IcCacheFillSys)

The number of 64 byte instruction cache line fulfilled from system memory or another cache.

Core::X86::Pmc::Core::IcCacheFillSys; PMCx083

Bits	Description
7:0	Reserved.

### PMCx084 [L1 ITLB Miss, L2 ITLB Hit] (BpL1TlbMissL2Hit)

The number of instruction fetches that miss in the L1 ITLB but hit in the L2 ITLB.

Core::X86::Pmc::Core::BpL1TlbMissL2Hit; PMCx084

Bits	Description
7:0	Reserved.

### PMCx085 [L1 ITLB Miss, L2 ITLB Miss] (BpL1TlbMissL2Miss)

The number of instruction fetches that miss in both the L1 and L2 TLBs.

Core::X86::Pmc::Core::BpL1TlbMissL2Miss; PMCx085

Bits	Description
7:0	Reserved.

### PMCx086 [Pipeline Restart Due to Instruction Stream Probe] (BpSnpReSync)

The number of pipeline restarts caused by invalidating probes that hit on the instruction stream currently being executed. This would happen if the active instruction stream was being modified by another processor in an MP system - typically a highly unlikely event.

Core::X86::Pmc::Core::BpSnpReSync; PMCx086

Bits	Description
7:0	Reserved.

**PMCx087 [Instruction Pipe Stall] (IcFetchStall)**

Read-write. Reset: 00h.

Core::X86::Pmc::Core::IcFetchStall; PMCx087

Bits	Description
7:3	Reserved.
2	<b>IcStallAny</b> . Read-write. Reset: 0. IC pipe was stalled during this clock cycle for any reason (nothing valid in pipe ICM1).
1	<b>IcStallDqEmpty</b> . Read-write. Reset: 0. IC pipe was stalled during this clock cycle (including IC to OC fetches) due to DQ empty.
0	<b>IcStallBackPressure</b> . Read-write. Reset: 0. IC pipe was stalled during this clock cycle (including IC to OC fetches) due to back-pressure.

**PMCx08A [L1 BTB Correction] (BpL1BTBCorrect)**

Core::X86::Pmc::Core::BpL1BTBCorrect; PMCx08A

Bits	Description
7:0	Reserved.

**PMCx08B [L2 BTB Correction] (BpL2BTBCorrect)**

Core::X86::Pmc::Core::BpL2BTBCorrect; PMCx08B

Bits	Description
7:0	Reserved.

**PMCx08C [Instruction Cache Lines Invalidated] (IcCacheInval)**

Read-write. Reset: 00h.

The number of instruction cache lines invalidated. A non-SMC event is CMC (cross modifying code), either from the other thread of the core or another core.

Core::X86::Pmc::Core::IcCacheInval; PMCx08C

Bits	Description
7:2	Reserved.
1	<b>L2InvalidatingProbe</b> . Read-write. Reset: 0. IC line invalidated due to L2 invalidating probe (external or LS).
0	<b>FillInvalidated</b> . Read-write. Reset: 0. IC line invalidated due to overwriting fill response.

**PMCx099 [ITLB Reloads] (BpTlbRel)**

The number of ITLB reload requests.

Core::X86::Pmc::Core::BpTlbRel; PMCx099

Bits	Description
7:0	Reserved.

**PMCx28A [OC Mode Switch] (IcOcModeSwitch)**

Read-write. Reset: 00h.

Core::X86::Pmc::Core::IcOcModeSwitch; PMCx28A

Bits	Description
7:2	Reserved.
1	<b>OcIcModeSwitch: OC to IC mode switch</b> . Read-write. Reset: 0.
0	<b>IcOcModeSwitch: IC to OC mode switch</b> . Read-write. Reset: 0.

**2.1.13.3.4 DE Events**

**PMCx0AF [Dynamic Tokens Dispatch Stall Cycles 0] (DeDisDispatchTokenStalls0)**

Read-write. Reset: 00h.	
Cycles where a dispatch group is valid but does not get dispatched due to a token stall.	
Core::X86::Pmc::Core::DeDisDispatchTokenStalls0; PMCx0AF	
Bits	Description
7	Reserved.
6	<b>RetireTokenStall: RETIRE Tokens unavailable.</b> Read-write. Reset: 0.
5	<b>AGSQTokenStall: AGSQ Tokens unavailable.</b> Read-write. Reset: 0.
4	<b>ALUTokenStall: ALU tokens total unavailable.</b> Read-write. Reset: 0.
3	<b>ALSQ3_0 TokenStall.</b> Read-write. Reset: 0.
2	<b>ALSQ3TokenStall: ALSQ 3 Tokens unavailable.</b> Read-write. Reset: 0.
1	<b>ALSQ2TokenStall: ALSQ 2 Tokens unavailable.</b> Read-write. Reset: 0.
0	<b>ALSQ1TokenStall: ALSQ 1 Tokens unavailable.</b> Read-write. Reset: 0.

**2.1.13.3.5 EX (SC) Events****PMCx0C0 [Retired Instructions] (ExRetInstr)**

Core::X86::Pmc::Core::ExRetInstr; PMCx0C0	
Bits	Description
7:0	Reserved.

**PMCx0C1 [Retired Uops] (ExRetCops)**

The number of uOps retired. This includes all processor activity (instructions, exceptions, interrupts, microcode assists, etc.). The number of events logged per cycle can vary from 0 to 4.	
Core::X86::Pmc::Core::ExRetCops; PMCx0C1	
Bits	Description
7:0	Reserved.

**PMCx0C2 [Retired Branch Instructions] (ExRetBrn)**

The number of branch instructions retired. This includes all types of architectural control flow changes, including exceptions and interrupts.	
Core::X86::Pmc::Core::ExRetBrn; PMCx0C2	
Bits	Description
7:0	Reserved.

**PMCx0C3 [Retired Branch Instructions Mispredicted] (ExRetBrnMisp)**

The number of branch instructions retired, of any type, that were not correctly predicted. This includes those for which prediction is not attempted (far control transfers, exceptions and interrupts).	
Core::X86::Pmc::Core::ExRetBrnMisp; PMCx0C3	
Bits	Description
7:0	Reserved.

**PMCx0C4 [Retired Taken Branch Instructions] (ExRetBrnTkn)**

The number of taken branches that were retired. This includes all types of architectural control flow changes, including exceptions and interrupts.	
Core::X86::Pmc::Core::ExRetBrnTkn; PMCx0C4	
Bits	Description
7:0	Reserved.

**PMCx0C5 [Retired Taken Branch Instructions Mispredicted] (ExRetBrnTknMisp)**

The number of retired taken branch instructions that were mispredicted.	
Core::X86::Pmc::Core::ExRetBrnTknMisp; PMCx0C5	
Bits	Description
7:0	Reserved.

**PMCx0C6 [Retired Far Control Transfers] (ExRetBrnFar)**

The number of far control transfers retired including far call/jump/return, IRET, SYSCALL and SYSRET, plus exceptions and interrupts. Far control transfers are not subject to branch prediction.	
Core::X86::Pmc::Core::ExRetBrnFar; PMCx0C6	
Bits	Description
7:0	Reserved.

**PMCx0C7 [Retired Branch Resyncs] (ExRetBrnResync)**

The number of resync branches. These reflect pipeline restarts due to certain microcode assists and events such as writes to the active instruction stream, among other things. Each occurrence reflects a restart penalty similar to a branch mispredict. This is relatively rare.	
Core::X86::Pmc::Core::ExRetBrnResync; PMCx0C7	
Bits	Description
7:0	Reserved.

**PMCx0C8 [Retired Near Returns] (ExRetNearRet)**

The number of near return instructions (RET or RET Iw) retired.	
Core::X86::Pmc::Core::ExRetNearRet; PMCx0C8	
Bits	Description
7:0	Reserved.

**PMCx0C9 [Retired Near Returns Mispredicted] (ExRetNearRetMispred)**

The number of near returns retired that were not correctly predicted by the return address predictor. Each such mispredict incurs the same penalty as a mispredicted conditional branch instruction.	
Core::X86::Pmc::Core::ExRetNearRetMispred; PMCx0C9	
Bits	Description
7:0	Reserved.

**PMCx0CA [Retired Indirect Branch Instructions Mispredicted] (ExRetBrnIndMisp)**

Core::X86::Pmc::Core::ExRetBrnIndMisp; PMCx0CA	
Bits	Description
7:0	Reserved.

**PMCx0CB [Retired MMX™/FP Instructions] (ExRetMmxFpInstr)**

Read-write. Reset: 00h.	
The number of MMX, SSE or x87 instructions retired. The UnitMask allows the selection of the individual classes of instructions as given in the table. Each increment represents one complete instruction. Since this event includes non-numeric instructions it is not suitable for measuring MFLOPS.	
Core::X86::Pmc::Core::ExRetMmxFpInstr; PMCx0CB	
Bits	Description
7:3	Reserved.
2	<b>SseInstr.</b> Read-write. Reset: 0. SSE instructions (SSE, SSE2, SSE3, SSSE3, SSE4A, SSE41, SSE42, AVX).
1	<b>MmxInstr.</b> Read-write. Reset: 0. MMX instructions.
0	<b>X87Instr: x87 instructions.</b> Read-write. Reset: 0.

**PMCx0D1 [Retired Conditional Branch Instructions] (ExRetCond)**

Core::X86::Pmc::Core::ExRetCond; PMCx0D1	
------------------------------------------	--

Bits	Description
7:0	Reserved.

**PMCx0D2 [Retired Conditional Branch Instructions Mispredicted] (ExRetCondMisp)**

Core::X86::Pmc::Core::ExRetCondMisp; PMCx0D2	
Bits	Description
7:0	Reserved.

**PMCx0D3 [Div Cycles Busy count] (ExDivBusy)**

Core::X86::Pmc::Core::ExDivBusy; PMCx0D3	
Bits	Description
7:0	Reserved.

**PMCx0D4 [Div Op Count] (ExDivCount)**

Core::X86::Pmc::Core::ExDivCount; PMCx0D4	
Bits	Description
7:0	Reserved.

**PMCx1CF [Tagged IBS Ops] (ExTaggedIbsOps)**

Read-write. Reset: 00h.	
Core::X86::Pmc::Core::ExTaggedIbsOps; PMCx1CF	
Bits	Description
7:3	Reserved.
2	<b>IbsCountRollover</b> . Read-write. Reset: 0. Number of times an op could not be tagged by IBS because of a previous tagged op that has not retired.
1	<b>IbsTaggedOpsRet: Number of Ops tagged by IBS that retired</b> . Read-write. Reset: 0.
0	<b>IbsTaggedOps: Number of Ops tagged by IBS</b> . Read-write. Reset: 0.

**PMCx1D0 [Retired Fused Branch Instructions] (ExRetFusBrnchInst)**

The number of fused retired branch instructions retired per cycle. The number of events logged per cycle can vary from 0 to 3.	
Core::X86::Pmc::Core::ExRetFusBrnchInst; PMCx1D0	
Bits	Description
7:0	Reserved.

**2.1.13.3.6 L2 Cache Events.****PMCx060 [Requests to L2 Group1] (L2RequestG1)**

Read-write. Reset: 00h.	
Core::X86::Pmc::Core::L2RequestG1; PMCx060	
Bits	Description
7	<b>RdBlkL</b> . Read-write. Reset: 0.
6	<b>RdBlkX</b> . Read-write. Reset: 0.
5	<b>LsRdBlkC_S</b> . Read-write. Reset: 0.
4	<b>CacheableIcRead</b> . Read-write. Reset: 0.
3	<b>ChangeToX</b> . Read-write. Reset: 0.
2	<b>PrefetchL2</b> . Read-write. Reset: 0.
1	<b>L2HwPf</b> . Read-write. Reset: 0.
0	<b>OtherRequests</b> . Read-write. Reset: 0. Events covered by Core::X86::Pmc::Core::L2RequestG2.

**PMCx061 [Requests to L2 Group2] (L2RequestG2)**

Read-write. Reset: 00h.	
Multi-events in that LS and IF requests can be received simultaneous.	
Core::X86::Pmc::Core::L2RequestG2; PMCx061	
Bits	Description
7	<b>Group1</b> . Read-write. Reset: 0. All Group 1 commands not in unit0.
6	<b>LsRdSized</b> . Read-write. Reset: 0. RdSized, RdSized32, RdSized64.
5	<b>LsRdSizedNC</b> . Read-write. Reset: 0. RdSizedNC, RdSized32NC, RdSized64NC.
4	<b>IcRdSized</b> . Read-write. Reset: 0.
3	<b>IcRdSizedNC</b> . Read-write. Reset: 0.
2	<b>SmcInval</b> . Read-write. Reset: 0.
1	<b>BusLocksOriginator</b> . Read-write. Reset: 0.
0	<b>BusLocksResponses</b> . Read-write. Reset: 0.

**PMCx062 [L2 Latency] (L2Latancy)**

Read-write. Reset: 00h.	
Total cycles spent waiting for L2 fills to complete from L3 or memory, divided by four. This may be used to calculate average latency by multiplying this count by four and then dividing by the total number of L2 fills (unit mask Core::X86::Pmc::Core::L2RequestG1 == FEh). Event counts are for both threads. To calculate average latency, the number of fills from both threads must be used.	
Core::X86::Pmc::Core::L2Latancy; PMCx062	
Bits	Description
7:1	Reserved.
0	<b>L2CyclesWaitingOnFills</b> . Read-write. Reset: 0.

**PMCx063 [LS to L2 WBC requests] (L2WbcReq)**

Read-write. Reset: 00h.	
Core::X86::Pmc::Core::L2WbcReq; PMCx063	
Bits	Description
7	Reserved.
6	<b>WcbWrite</b> . Read-write. Reset: 0.
5	<b>WcbClose</b> . Read-write. Reset: 0.
4	<b>CacheLineFlush</b> . Read-write. Reset: 0.
3	<b>I_LineFlush</b> . Read-write. Reset: 0.
2	<b>ZeroByteStore</b> . Read-write. Reset: 0. This becomes WriteNoData at SDP; this count does not include DVM Sync Ops and bus locks which are counted in Core::X86::Pmc::Core::L2RequestG2.
1	<b>LocalICClr: Local IC Clear</b> . Read-write. Reset: 0.
0	<b>CLZero: Cache Line Zero</b> . Read-write. Reset: 0.

**PMCx064 [Core to L2 Cacheable Request Access Status] (L2CacheReqStat)**

Read-write. Reset: 00h.	
This event does not count accesses to the L2 cache by the L2 prefetcher, but it does count accesses by the L1 prefetcher.	
Core::X86::Pmc::Core::L2CacheReqStat; PMCx064	
Bits	Description
7	<b>LsRdBlkCS: LS ReadBlock C/S Hit</b> . Read-write. Reset: 0.
6	<b>LsRdBlkLHitX: LS Read Block L Hit X</b> . Read-write. Reset: 0.
5	<b>LsRdBlkLHitS: LsRdBlkL Hit Shared</b> . Read-write. Reset: 0.
4	<b>LsRdBlkX: LsRdBlkX/ChgToX Hit X</b> . Read-write. Reset: 0. Count RdBlkX finding Shared as a Miss.
3	<b>LsRdBlkC: LS Read Block C S L X Change to X Miss</b> . Read-write. Reset: 0.
2	<b>IcFillHitX: IC Fill Hit Exclusive Stale</b> . Read-write. Reset: 0.
1	<b>IcFillHitS: IC Fill Hit Shared</b> . Read-write. Reset: 0.

0	<b>IcFillMiss: IC Fill Miss.</b> Read-write. Reset: 0.
---	--------------------------------------------------------

### PMCx06D [Cycles with fill pending from L2] (L2FillPending)

Read-write. Reset: 00h.	
Total cycles spent with one or more fill requests in flight from L2.	
Core::X86::Pmc::Core::L2FillPending; PMCx06D	
Bits	Description
7:1	Reserved.
0	<b>L2FillBusy.</b> Read-write. Reset: 0.

## 2.1.13.4 L3 Cache Performance Monitor Counters

This section provides the core performance counter events that may be selected through Core::X86::Msr::ChL3PmcCfg. See Core::X86::Msr::ChL3Pmc.

### 2.1.13.4.1 L3 Cache PMC Events

#### L3PMCx01 [L3 Cache Accesses] (L3RequestG1)

Read-write. Reset: 00h.	
Core::X86::Pmc::L3::L3RequestG1; L3PMCx01	
Bits	Description
7	<b>Caching: L3 cache accesses.</b> Read-write. Reset: 0.
6:0	Reserved.

#### L3PMCx06 [L3 Miss] (L3CombClstrState)

Read-write. Reset: 00h.	
Core::X86::Pmc::L3::L3CombClstrState; L3PMCx06	
Bits	Description
7:1	Reserved.
0	<b>RequestMiss: L3 miss.</b> Read-write. Reset: 0.

## 2.1.14 Instruction Based Sampling (IBS)

IBS is a code profiling mechanism that enables the processor to select a random instruction fetch or micro-Op after a programmed time interval has expired and record specific performance information about the operation. An interrupt is generated when the operation is complete as specified by Core::X86::Msr::IBS\_CTL. An interrupt handler can then read the performance information that was logged for the operation.

The IBS mechanism is split into two parts: instruction fetch performance controlled by Core::X86::Msr::IBS\_FETCH\_CTL; and instruction execution performance controlled by Core::X86::Msr::IBS\_OP\_CTL. Instruction fetch sampling provides information about instruction TLB and instruction cache behavior for fetched instructions. Instruction execution sampling provides information about micro-Op execution behavior. The data collected for instruction fetch performance is independent from the data collected for instruction execution performance. Support for the IBS feature is indicated by the Core::X86::Cpuid::FeatureExtIdEcch[IBS].

Instruction fetch performance is profiled by recording the following performance information for the tagged instruction fetch:

- If the instruction fetch completed or was aborted. See Core::X86::Msr::IBS\_FETCH\_CTL.
- The number of clock cycles spent on the instruction fetch. See Core::X86::Msr::IBS\_FETCH\_CTL.



- If the instruction fetch hit or missed the IC, hit/missed in the L1 and L2 TLBs, and page size. See Core::X86::Msr::IBS\_FETCH\_CTL.
- The linear address, physical address associated with the fetch. See Core::X86::Msr::IBS\_FETCH\_LINADDR, Core::X86::Msr::IBS\_FETCH\_PHYSADDR.

Instruction execution performance is profiled by tagging one micro-Op associated with an instruction. Instructions that decode to more than one micro-Op return different performance data depending upon which micro-Op associated with the instruction is tagged. These micro-Ops are associated with the RIP of the next instruction to retire. The following performance information is returned for the tagged micro-Op:

- Branch and execution status for micro-ops. See Core::X86::Msr::IBS\_OP\_DATA.
- Branch target address for branch micro-ops. See Core::X86::Msr::BP\_IBSTGT\_RIP.
- The logical address associated with the micro-Op. See Core::X86::Msr::IBS\_OP\_RIP.
- The linear and physical address associated with a load or store micro-Op. See Core::X86::Msr::IBS\_DC\_LINADDR, Core::X86::Msr::IBS\_DC\_PHYSADDR.
- The data cache access status associated with the micro-Op: DC hit/miss, DC miss latency, TLB hit/miss, TLB page size. See Core::X86::Msr::IBS\_OP\_DATA3.
- The number clocks from when the micro-Op was tagged until the micro-Op retires. See Core::X86::Msr::IBS\_OP\_DATA.
- The number clocks from when the micro-Op completes execution until the micro-Op retires. See Core::X86::Msr::IBS\_OP\_DATA.
- Source information for DRAM and MMIO. See Core::X86::Msr::IBS\_OP\_DATA2.

### 3 Reliability, Availability, and Serviceability (RAS) Features

A full implementation of RAS involves capabilities and support from the processor design, board hardware design, BIOS, firmware, and software. A broad view of the RAS environment can be found in docRAS. This section describes the capabilities provided by the Family 17h Model 00h-0Fh processor.

#### 3.1 Machine Check Architecture

##### 3.1.1 Overview

The processor contains logic and registers to detect, log, and correct errors in the data or control paths. The Machine Check Architecture (MCA) defines the facilities by which processor and system hardware errors are logged and reported to system software. This allows system software to perform a strategic role in recovery from and diagnosis of hardware errors.

Refer to the AMD64 Architecture Programmer's Manual for an architectural overview and methods for determining the processor's level of MCA support.

The ability of hardware to generate a machine check exception upon an error is indicated by `Core::X86::Cpuid::FeatureIdEdx[MCE]` or `Core::X86::Cpuid::FeatureExtIdEdx[MCE]`.

##### 3.1.2 Machine Check Architecture Extensions

Support for Machine Check Architecture (MCA) Extensions is indicated by `Core::X86::Cpuid::RasCap[ScalableMca]`.

Features of the MCA Extensions include:

- Increased MCA Bank Count: Features to support an expansion of the number of MCA banks supported by AMD processors.
- MCA Extension Registers: Expanded information logged in MCA banks to allow for improved error handling, better diagnosability, and future scalability.
- MCA DOER/SEER Roles: Separation of MCA information to take advantage of emerging software roles, namely Error Management (Dynamic Operational Error Handling, or DOER) for managing running programs, and Fault Management (Symptom Elaboration of Errors, or SEER) for hardware diagnosability and reconfiguration. This clearer separation is accompanied by the assurances of architectural state (vs. implementation dependent state), so that operating systems can rely on the state and exploit new functionality.

##### 3.1.3 Machine Check Global Registers

`Core::X86::Cpuid::FeatureIdEdx[MCE]` or `Core::X86::Cpuid::FeatureExtIdEdx[MCE]` indicates the presence of the following machine check registers:

- `Core::X86::Msr::MCG_CAP`
  - Reports how many machine check register banks are supported. This is a per-thread value, and reflects the number of MCA banks visible to that thread. Some banks may be RAZ/WRIG either due to the bank being reserved or unused on this processor or because the block's MCA bank is controlled by another thread.
- `Core::X86::Msr::MCG_STAT`
  - Provides basic information about processor state after the occurrence of a machine check error.

- Core::X86::Msr::MCG\_CTL
  - Used by software to enable or disable the logging and reporting of machine check errors in the error reporting banks.

### 3.1.4 Machine Check Banks

A processor contains multiple blocks, and some of them have machine check banks. A machine check bank logs and reports errors to software. MCA bank MSRs are located at MSR C000\_2[FFF:000]. All unimplemented MSRs in the MCA MSR space are RAZ/WRIG. See 3.1.5 [Machine Check Bank Registers] for a description of an MCA bank. Each MCA bank allocates address space for 16 MCA registers.

System software should read Core::X86::Msr::MCG\_CAP[Count] to determine the number of machine check banks visible to the thread. The banks are numbered from 0 to one less than the value found in Core::X86::Msr::MCG\_CAP[Count]. For example, if the Count field indicates five banks are supported, they are numbered MC0 through MC4. Each bank can be accessed using its MSR range or, for banks MC0 through MC31, via the legacy MCA MSR range.

All processors maintain the same mapping of MSR number to MCA bank number (MSRC000\_2000 for the beginning of MCA Bank 0, MSRC000\_2010 for the beginning of MCA Bank 1, etc.), regardless of what block the bank represents (see 3.1.7 [Determining Bank Type]). MCA Bank 4 is always read-as-zero (RAZ/WRIG).

The processor ensures that non-zero error status in an MCA bank is visible to exactly one thread in a system, and that error notifications are directed to that thread. Hardware also makes MCA bank configuration and control registers available to exactly one thread. Banks associated with a CPU core are controlled by the thread executing on that core. Banks associated with other blocks are controlled by the lowest-numbered logical thread on the same die.

Blocks capable of supporting MCA banks are given in Table 18 [Blocks Capable of Supporting MCA Banks]. Whether a particular block implements an MCA bank is processor-specific and can be determined by querying MCA\_IPID for each MCA bank.

*Table 18: Blocks Capable of Supporting MCA Banks*

Acronym	Block Function
LS	Load-Store Unit
IF	Instruction Fetch Unit
L2	L2 Cache Unit
DE	Decode Unit
EX	Execution Unit
FP	Floating Point Unit
L3	L3 Cache Unit
PIE	Power Management, Interrupts, Etc.
CS	Coherent Slave
UMC	Unified Memory Controller
PB	Parameter Block

### 3.1.5 Machine Check Bank Registers

Machine check bank registers include the legacy MCA registers as well as registers associated with the MCA Extensions. If Core::X86::Cpuid::RasCap[ScalableMca] is set, all machine check banks in the processor contain an MCA\_CONFIG register. A given MCA bank supports the remaining MCA Extension registers if it sets

MCA\_CONFIG[McaX].

The legacy MCA registers include:

- MCA\_CTL
  - Enables error reporting via machine check exception.
- MCA\_STATUS
  - Logs information associated with errors.
- MCA\_ADDR
  - Logs address information associated with errors.
- MCA\_MISC0
  - Logs miscellaneous information associated with errors.

The MCA Extension registers include:

- MCA\_CONFIG
  - Provide configuration capabilities for this MCA bank.
- MCA\_IPID
  - Provides information on the block associated with this MCA bank.
- MCA\_SYND
  - Logs physical location information associated with a logged error.
- MCA\_DESTATUS
  - Logs status information associated with a deferred error.
- MCA\_DEADDR
  - Logs address information associated with a deferred error.
- MCA\_MISC[1:4]
  - Provides additional threshold counters within an MCA bank.

Table 19 [Legacy MCA Registers] provides links to the description of each block's Legacy MCA registers. Table 20 [MCAX Registers] provides links to the description of each block's MCA Extension Registers.

Table 19: Legacy MCA Registers

Block	MCA Register				
	CTL	STATUS	ADDR	MISC	CTL_MASK
LS	MCA::LS::MCA_CTL_LS	MCA::LS::MCA_STATUS_LS	MCA::LS::MCA_ADDR_LS	MCA::LS::MCA_MISC0_LS	MCA::LS::MCA_CTL_MASK_LS
IF	MCA::IF::MCA_CTL_IF	MCA::IF::MCA_STATUS_IF	MCA::IF::MCA_ADDR_IF	MCA::IF::MCA_MISC0_IF	MCA::IF::MCA_CTL_MASK_IF
L2	MCA::L2::MCA_CTL_L2	MCA::L2::MCA_STATUS_L2	MCA::L2::MCA_ADDR_L2	MCA::L2::MCA_MISC0_L2	MCA::L2::MCA_CTL_MASK_L2
DE	MCA::DE::MCA_CTL_DE	MCA::DE::MCA_STATUS_DE	MCA::DE::MCA_ADDR_DE	MCA::DE::MCA_MISC0_DE	MCA::DE::MCA_CTL_MASK_DE
EX	MCA::EX::MCA_CTL_EX	MCA::EX::MCA_STATUS_EX	MCA::EX::MCA_ADDR_EX	MCA::EX::MCA_MISC0_EX	MCA::EX::MCA_CTL_MASK_EX
FP	MCA::FP::MCA_CTL_FP	MCA::FP::MCA_STATUS_FP	MCA::FP::MCA_ADDR_FP	MCA::FP::MCA_MISC0_FP	MCA::FP::MCA_CTL_MASK_FP
L3	MCA::L3::MCA_CTL_L3	MCA::L3::MCA_STATUS_L3	MCA::L3::MCA_ADDR_L3	MCA::L3::MCA_MISC0_L3	MCA::L3::MCA_CTL_MASK_L3
PIE	MCA::PIE::MCA_CTL_PIE	MCA::PIE::MCA_STATUS_PIE	MCA::PIE::MCA_ADDR_PIE	MCA::PIE::MCA_MISC0_PIE	MCA::PIE::MCA_CTL_MASK_PIE
CS	MCA::CS::MCA_CTL_CS	MCA::CS::MCA_STATUS_CS	MCA::CS::MCA_ADDR_CS	MCA::CS::MCA_MISC0_CS	MCA::CS::MCA_CTL_MASK_CS
UMC	MCA::UMC::MCA_CTL_UMC	MCA::UMC::MCA_STATUS_UMC	MCA::UMC::MCA_ADDR_UMC	MCA::UMC::MCA_MISC0_UMC MCA::UMC::MCA_MISC1_UMC	MCA::UMC::MCA_CTL_MASK_UMC
PB	MCA::PB::MCA_CTL_PB	MCA::PB::MCA_STATUS_PB	MCA::PB::MCA_ADDR_PB	MCA::PB::MCA_MISC0_PB	MCA::PB::MCA_CTL_MASK_PB

Table 20: MCAX Registers

Block	MCA Register				
	CONFIG	IPID	SYND	DESTATUS	DEADDR

LS	MCA::LS::MCA_CONFIG_LS	MCA::LS::MCA_IPID_LS	MCA::LS::MCA_SYND_LS	MCA::LS::MCA_DESTAT_LS	MCA::LS::MCA_DEADDR_LS
IF	MCA::IF::MCA_CONFIG_IF	MCA::IF::MCA_IPID_IF	MCA::IF::MCA_SYND_IF	--	--
L2	MCA::L2::MCA_CONFIG_L2	MCA::L2::MCA_IPID_L2	MCA::L2::MCA_SYND_L2	MCA::L2::MCA_DESTAT_L2	MCA::L2::MCA_DEADDR_L2
DE	MCA::DE::MCA_CONFIG_DE	MCA::DE::MCA_IPID_DE	MCA::DE::MCA_SYND_DE	--	--
EX	MCA::EX::MCA_CONFIG_EX	MCA::EX::MCA_IPID_EX	MCA::EX::MCA_SYND_EX	--	--
FP	MCA::FP::MCA_CONFIG_FP	MCA::FP::MCA_IPID_FP	MCA::FP::MCA_SYND_FP	--	--
L3	MCA::L3::MCA_CONFIG_L3	MCA::L3::MCA_IPID_L3	MCA::L3::MCA_SYND_L3	MCA::L3::MCA_DESTAT_L3	MCA::L3::MCA_DEADDR_L3
PIE	MCA::PIE::MCA_CONFIG_PIE	MCA::PIE::MCA_IPID_PIE	MCA::PIE::MCA_SYND_PIE	MCA::PIE::MCA_DESTAT_PIE	MCA::PIE::MCA_DEADDR_PIE
CS	MCA::CS::MCA_CONFIG_CS	MCA::CS::MCA_IPID_CS	MCA::CS::MCA_SYND_CS	MCA::CS::MCA_DESTAT_CS	MCA::CS::MCA_DEADDR_CS
UMC	MCA::UMC::MCA_CONFIG_UMC	MCA::UMC::MCA_IPID_UMC	MCA::UMC::MCA_SYND_UMC	MCA::UMC::MCA_DESTAT_UMC	MCA::UMC::MCA_DEADDR_UMC
PB	MCA::PB::MCA_CONFIG_PB	MCA::PB::MCA_IPID_PB	MCA::PB::MCA_SYND_PB	--	--

### 3.1.6 Legacy MCA MSRs

Legacy MCA MSRs are aliased to the MCA MSRs for backward compatibility with older operating systems. The legacy MCA MSR address space is MSR0000\_04[7F:00]. This legacy space contains room for 32 banks of 4 registers per bank. The MCA registers available in this space are:

- MCA\_CTL
- MCA\_STATUS
- MCA\_ADDR
- MCA\_MISC0

Features and registers associated with the MCA Extensions are not available in this legacy space. AMD recommends that operating systems use the new MSR space, rather than rely on the legacy space.

MSR0000\_0000 is aliased to MCA\_ADDR for MCA Bank 0, and MSR0000\_0001 is aliased to MCA\_STATUS for MCA Bank 0.

### 3.1.7 Determining Bank Type

To determine which type of block is mapped to an MCA bank, software can query the MCA\_IPID register within that bank. This register exists when MCA\_CONFIG[McaX]=1 in a given bank.

MCA\_IPID[HardwareID] provides the block type for the block that contains this MCA bank. For blocks that contain multiple MCA bank types (e.g., CPU cores), MCA\_IPID[McaType] provides an identifier for the type of MCA bank. MCA\_IPID[McaType] values are specific to a given MCA\_IPID[HardwareID]. Therefore, an MCA bank type can be identified by the value of {MCA\_IPID[Hwid], MCA\_IPID[McaType]}. For instance, the CPU core's LS bank is identified by MCA::LS::MCA\_IPID\_LS[HardwareID]==176 and MCA::LS::MCA\_IPID\_LS[McaType]==0. An MCA\_IPID[HardwareID] value of 0 indicates an unpopulated MCA bank that is ensured to be RAZ/WRIG.

MCA\_IPID[InstanceId] provides a unique instance number to allow software to differentiate blocks with multiple identical instances within a processor.

#### 3.1.7.1 Mapping of Banks to Blocks

Table 21: MCA Bank to Block Mapping

Bank	Block
0	LS
1	IF
2	L2
3	DE
4	RAZ
5	EX
6	FP
7	L3
8	L3
9	L3
10	L3
11	L3
12	L3
13	L3
14	L3
15	UMC
16	UMC
17	Reserved
18	Reserved
19	FUSE
20	CS
21	CS
22	PIE

### 3.1.8 Machine Check Errors

The classes of machine check errors are, in priority order from highest to lowest:

- Uncorrected
- Deferred
- Corrected

Uncorrected errors cannot be corrected by hardware. Uncorrected errors update the status and address registers if not masked from logging in MCA\_CTL\_MASK. Information in the status and address registers from a previously logged lower priority error is overwritten. Previously logged errors of the same priority are not overwritten. Uncorrected errors that are enabled for reporting in MCA\_CTL result in reporting to software via machine check exceptions. If an uncorrected error is masked from logging, the error is ignored by hardware (exceptions are noted in the register definitions). If an uncorrected error is disabled from reporting, containment of the error and logging/reporting of subsequent errors may be affected. Therefore, enable reporting of unmasked uncorrected errors for normal operation. Disable reporting of uncorrected errors only for debug purposes.

Deferred errors are errors that cannot be corrected by hardware, but do not cause an immediate interruption in program flow, loss of data integrity, or corruption of processor state. These errors indicate that data has been corrupted but not consumed; no exception is generated because the data has not been referenced by a core or an IO link. Hardware writes information to the status and address registers in the corresponding bank that identifies the source of the error if deferred errors are enabled for logging. If there is information in the status and address registers from a previously logged lower priority error, it is overwritten. Previously logged errors of the same or higher priority are not overwritten. Deferred errors are not reported via machine check exceptions; they can optionally be reported via LVT or SMI.

Corrected errors are those which have been corrected by hardware and cause no loss of data or corruption of processor state. Hardware writes the status and address registers in the corresponding register bank with information that identifies the source of the error if they are enabled for logging. Corrected errors are not reported via machine check exceptions. Some corrected errors may optionally be reported to software via error threshold.

An error to be logged when the status register contains valid data can result in an overflow condition. During error overflow conditions, the new error may not be logged or an error which has already been logged in the status register may be overwritten.

The following table indicates which errors are overwritten in the error status registers.

Table 22: Table . Error Overwrite Priorities

		Older Error		
		Uncorrected	Deferred	Corrected
Newer Error	Uncorrected	-	Overwrite	Overwrite
	Deferred	-	-	Overwrite
	Corrected	-	-	-

### 3.1.9 Machine Check Initialization

#### 3.1.9.1 Initialization Sequence

The following initialization sequence must be followed:

- Platform firmware must initialize the MCA\_CTL\_MASK registers prior to the initialization of the MCA\_CTL registers and Core::X86::Msr::MCG\_CTL. Platform firmware and the operating system must not clear MCA\_CTL\_MASK bits that are set to 1.
- Platform firmware must initialize the MCA\_CONFIG registers prior to initialization of the MCA\_CTL registers.
- The MCA\_CTL registers must be initialized prior to enabling the error reporting banks in MCG\_CTL.
- The Core::X86::Msr::MCG\_CTL register must be programmed identically for all cores in a processor.
- CR4.MCE must be set to enable machine check exceptions.

Platform firmware may initialize the MCA without setting CR4.MCE; this results in a shutdown on any machine check which would have caused a machine check exception (followed by a reboot if configured). Alternatively, platform firmware that wishes to ensure continued operation in the event that a machine check occurs during boot may write MCG\_CTL with all ones and write zeros into each MCA\_CTL register. With these settings, a machine check error results in MCA\_STATUS being written without generating a machine check exception or a shutdown. Platform firmware may then poll MCA\_STATUS registers during critical sections of boot to ensure system integrity. Note that the system may be operating with corrupt data before polling MCA\_STATUS registers. Before passing control to the operating system, platform firmware should restore the values of those registers to what the operating system is expecting.

#### 3.1.9.2 Configuration Requirements

MCA\_STATUS MSRs are cleared by hardware after a cold reset. If initializing after a warm reset, then platform firmware should check for valid MCA errors and if present save the status for later diagnostic use.

The operating system should configure the MCA\_CONFIG registers as follows:

- MCA\_CONFIG[McaEn]=1 if the operating system has been updated to use the MCA Extension MSR addresses. Otherwise, the operating system should preserve the platform firmware-programmed value of this field.
- MCA\_CONFIG[LogDeferredInMcaStat] and MCA\_CONFIG[DeferredIntType] to appropriate values based on OS support for deferred errors.

### 3.1.10 MCA Recovery

MCA Overflow Recovery is a feature allowing recovery of the system when the overflow bit is set. MCA Overflow Recovery is supported when Core::X86::Cpuid::RasCap[McaOverflowRecov]=1.

When MCA Overflow Recovery is supported, software may rely on MCA\_STATUS[PCC]=1 to indicate all system-fatal conditions. When MCA Overflow Recovery is not supported, an uncorrected error logged with MCA\_STATUS[OF]=1 may indicate the system-fatal condition that an error requiring software intervention was not logged. Therefore, software must terminate system processing whenever an uncorrected error is logged with MCA\_STATUS[OF]=1.

MCA Recovery is a feature allowing recovery of the system when the hardware cannot correct an error. MCA Recovery is supported when Core::X86::Cpuid::RasCap[SUCCOR]=1.

When MCA Recovery is supported and an uncorrected error has been detected that the hardware can contain to the task or process to which the machine check has been delivered, it logs a context-synchronous uncorrectable error (MCA\_STATUS[UC]=1, MCA\_STATUS[PCC]=0). The rest of the system is unaffected and may continue running if supervisory software can terminate only the affected process or VM.

### 3.1.11 Use of MCA Information

The MCA registers contain information that can be used for multiple purposes. Some of this information is architecturally specified, and remains consistent from generation to generation, enabling portable, stable code. Some of this information is implementation specific; it is vital for diagnosis and other software functions, but may change with new implementations. It is important to understand how this information is categorized, and how it should be used. This section describes a framework for that.

There are two fundamental roles to be carried out after an error occurs; Error Management and Fault Management. All information required for Error Management is architectural and stable; some information required for Fault Management is also architectural.

#### 3.1.11.1 Error Management

Error Management describes actions necessary by operational software (e.g., the operating system or the hypervisor) to manage running programs that are affected by the error. The list of possible actions for operational error management is generally fairly short: take no action; terminate a single affected process, program, or virtual machine; terminate system operation. The Error Management role is defined as the DOER role (Dynamic Operational Error Handling). The name is intended to indicate an active role in managing running programs. Information used by the DOER is fairly limited and straightforward. It includes only those status fields needed to make decisions about the scope and severity of the error, and to determine what immediate action is to be taken.

The DOER fields are:

- MCG\_STAT
  - Count
  - MCIP



- RIPV
- EIPV
- MCA\_STATUS
  - Val
  - PCC
  - TCC
  - UC
  - MiscV
  - AddrV

### 3.1.11.2 Fault Management

Fault Management describes optional actions for purposes of diagnosis, repair, and reconfiguration of the underlying hardware. The Fault Management role is described as SEER (Symptom Elaboration of Errors) because it peers further into hardware behavior and may try to influence future behavior via Predictive Fault Analysis, reconfiguration, service actions, etc. Because the SEER depends on understanding specifics of hardware configuration, it necessarily requires implementation specific knowledge and is portable.

Fields that are not explicitly specified as DOER are SEER. By separating error handling software into DOER and SEER roles, programmers can create both simpler and more functional code. The terms DOER and SEER appear in other sections of this document as an aid to reasoning about error handling and understanding actions to be taken.

The MCA\_STATUS[Deferred] bit is used for SEER functionality but is architectural.

### 3.1.12 Machine Check Error Handling

A machine check handler is invoked to handle an exception for a particular thread. The information needed by the machine check handler is not shared with other threads, so no cross-thread coordination or special handling is required. Specifically, all MCA banks are only visible from a single thread, so software on a single thread can access each bank through MSR space without contention from other threads.

At a minimum, the machine check handler must be capable of logging error information for later examination. The handler should log as much information as is needed to diagnose the error. More thorough exception handler implementations can analyze errors to determine if each error is recoverable by software. If a recoverable error is identified, the exception handler can attempt to correct the error and restart the interrupted program. An error may not be recoverable for the process or virtual machine it directly affects, but may be containable, so that other processes or virtual machines in the system are unaffected and system operation is recovered.

Machine check exception handlers that attempt to recover must be thorough in their analysis and the corrective actions they take. The following guidelines should be used when writing such a handler:

- Data collection:
  - Read Core::::Msr::  - All status registers in all error reporting banks must be examined to identify the cause of the machine check exception.
  - Check the valid bit in each status register (MCA\_STATUS[Val]). The remainder of the status register should be examined only when its valid bit is set.
  - When identifying the error condition and determining how to handle the error, portable exception handlers should examine only DOER fields in machine check registers.
  - Error handlers should collect all available MCA information, but should only interrogate details to the level which affects their actions. Lower level details may be useful for diagnosis and root cause

- analysis, but not for error handling.
- Error handlers should save the values in MCA\_ADDR, MCA\_MISC0, and MCA\_SYND even if MCA\_STATUS[AddrV], MCA\_STATUS[MiscV], and MCA\_STATUS[SyndV] are zero.
  - DOER Error Management:
    - Check MCA\_STATUS[PCC].
      - If PCC is set, error recovery is not possible. The handler should log the error information and terminate the system. If PCC is clear, the handler may continue with the following recovery steps.
    - Check MCA\_STATUS[UC].
      - If UC is set, the processor did not correct the error. Continue with the following recovery steps.
        - If MCA Overflow Recovery is not supported, and MCA\_STATUS[OF]=1, error recovery is not possible; follow the steps for PCC=1.
        - If MCA Recovery is not supported, error recovery is not possible; follow the steps for PCC=1.
        - If MCA Recovery is supported:
          - Check MCA\_STATUS[TCC].
            - If TCC is set, the interrupted program cannot be restarted reliably, although it may be possible to restart it for debugging purposes. The rest of the system is unaffected; it is possible to terminate only the affected process or virtual machine.
            - If TCC is clear, the interrupted program can be restarted reliably at the instruction pointer address pushed onto the exception handler stack if any uncorrected error has been corrected by software.
            - Legacy exception handlers can check Core::X86::Msr::MCG\_STAT[RIPV] and Core::X86::Msr::MCG\_STAT[EIPV] in place of MCA\_STATUS[TCC]. If RIPV=EIPV=1, the interrupted program can be restarted reliably. Otherwise, the program cannot be restarted reliably.
        - If UC is clear, the processor either corrected or deferred the error and no software action is needed. The handler can log the error information and continue process execution.
    - Exit:
      - When an exception handler is able to successfully log an error condition, clear the MCA\_STATUS registers prior to exiting the machine check handler.
      - Prior to exiting the machine check handler, clear Core::X86::Msr::MCG\_STAT[MCIP]. MCIP indicates that a machine check exception is in progress. If this bit is set when another machine check exception occurs, the processor enters the shutdown state.

SEER Fault Management can take place asynchronously from DOER Error Management if error details are passed to the SEER code separately from the MCA registers.

### 3.1.13 Error Codes

The MCA\_STATUS[ErrorCode] field contains information used to identify the logged error. This section identifies how to decode the ErrorCode field.

Table 23: Error Code Types

Error Code	Error Code Type	Description
0000 0000 0001 TTLL	TLB	TT = Transaction Type LL = Cache Level
0000 0001 RRRR TTLL	Memory	RRRR = Memory Transaction Type

		TT = Transaction Type LL = Cache Level
0000 1PPT RRRR IILL	Bus	PP = Participation Processor T = Timeout RRRR = Memory Transaction Type LL = Cache Level
0000 01UU 0000 0000	Internal Unclassified	UU = Internal Error Type

Table 24: Error code: transaction type (TT)

TT	Transaction Type
00	Instruction
01	Data
10	Generic
11	Reserved

Table 25: Error codes: cache level (LL)

LL	Cache Level
00	
01	L1: Level 1
10	L2: Level 2
11	LG: Generic

Table 26: Error codes: memory transaction type (RRRR)

RRRR	Memory Transaction Type
0000	Generic
0001	Generic Read
0010	Generic Write
0011	Data Read
0100	Data Write
0101	Instruction Fetch
0110	Prefetch
0111	Evict
1000	Snoop (Probe)

Errors can also be identified by the MCA\_STATUS[ErrorCodeExt] field. MCA\_STATUS[ErrorCodeExt] indicates which bit position in the corresponding MCA\_CTL register enables error reporting for the logged error. For instance, MCA\_STATUS[ErrorCodeExt]=9h means that the logged error is enabled by MCA\_CTL[9], and the description of MCA\_CTL[9] contains information on decoding the error log. Specific ErrorCodeExt values are implementation dependent, and should not be used by architectural or portable code.

### 3.1.14 Error Thresholding

For some types of errors, the hardware maintains counts of the number of errors. When the counter reaches a programmable threshold, an event may optionally be triggered to signal system software. This is known as error thresholding. The primary purpose of error thresholding is to help software recognize an excessive rate of errors, which may indicate marginal or failing hardware. This information can be used to make decisions about deconfiguring hardware or scheduling service actions. Counts are incremented for corrected, deferred, and

uncorrected errors.

The MCA\_MISCx registers contain the architectural interface for error thresholding. The registers contain a 12-bit error counter that can be initialized to any value, with the option to interrupt when the counter reaches FFFh.

MCA\_MISCx[ThresholdIntType] determines the type of interrupt to be generated for threshold overflow errors in that counter. This can be set to None, LVT, or SMI. If this is set to LVT, Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset] specifies the LVT offset that is used. Only one LVT offset is used per socket.

### 3.1.15 Error Simulation

Error simulation involves creating the appearance to software that an error occurred, and can be used to debug machine check interrupt handlers. See Core::X86::Msr::HWCR[McStatusWrEn] for making MCA registers writable for non-zero values. When McStatusWrEn is set, privileged software can write non-zero values to the specified registers without generating exceptions, and then simulate a machine check using the INT18 instruction (INTn instruction with an operand of 18). Setting a reserved bit in these registers does not generate an exception when this mode is enabled. However, setting a reserved bit may result in undefined behavior.

## 3.2 MCA Registers

MCA MSRs are accessed through x86 WRMSR and RDMSR instructions. See 3.1 [Machine Check Architecture] for details on MCA MSRs.

### 3.2.1 CPU Core

#### 3.2.1.1 LS

##### MSR0000\_0000 [LS Machine Check Address Thread 0] (MCA\_ADDR\_LS)

Reset: 0000_0000_0000_0000h.	
MCA::LS::MCA_ADDR_LS stores an address and other information associated with the error in MCA::LS::MCA_STATUS_LS. The register is only meaningful if MCA::LS::MCA_STATUS_LS[Val]=1 and MCA::LS::MCA_STATUS_LS[AddrV]=1.	
MCA::LS::MCA_ADDR_LS_lthree[1:0]_core[3:0]_thread[1:0]_inst0_alias[MSR,MSRLEGACY,MSRLSLEGACY]; MSR[C0002002,00000402,00000000]	
Bits	Description
63:62	Reserved. Read-write. Reset: Cold,0.
61:56	<b>LSB.</b> Read-write, Volatile. Reset: Cold,0. Specifies the least significant valid bit of the address contained in MCA::LS::MCA_ADDR_LS[ErrorAddr]. A value of 0 indicates that MCA::LS::MCA_ADDR_LS[55:0] contains a valid byte address. A value of 6 indicates that MCA::LS::MCA_ADDR_LS[55:6] contains a valid cache line address and that MCA::LS::MCA_ADDR_LS[5:0] are not part of the address and should be ignored by error handling software. A value of 12 indicates that MCA::LS::MCA_ADDR_LS[55:12] contain a valid 4KB memory page and that MCA::LS::MCA_ADDR_LS[11:0] should be ignored by error handling software.
55:0	<b>ErrorAddr.</b> Read-write, Volatile. Reset: Cold,0. Unless otherwise specified by an error, contains the address associated with the error logged in MCA::LS::MCA_STATUS_LS. For physical addresses, the most significant bit is given by Core::X86::Cpuid::LongModeInfo[PhysAddrSize].

##### MSR0000\_0001 [LS Machine Check Status Thread 0] (MCA\_STATUS\_LS)

Reset: 0000_0000_0000_0000h.
------------------------------

Logs information associated with errors.	
MCA::LS::MCA_STATUS_LS_lthree[1:0]_core[3:0]_thread[1:0]_inst0_alias[MSR,MSRLEGACY,MSRSLLEGACY]; MSR[C0002001,00000401,00000001]	
Bits	Description
63	<b>Val.</b> Reset: Cold,0. 1=A valid error has been detected. This bit should be cleared by software after the register has been read. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
62	<b>Overflow.</b> Reset: Cold,0. 1=An error was detected while the valid bit (Val) was set; at least one error was not logged. Overflow is set independently of whether the existing error is overwritten. See 3.1.8 [Machine Check Errors]. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
61	<b>UC.</b> Reset: Cold,0. 1=The error was not corrected by hardware. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
60	<b>En.</b> Reset: Cold,0. 1=MCA error reporting is enabled for this error, as indicated by the corresponding bit in MCA::LS::MCA_CTL_LS. This bit is a copy of bit in MCA::LS::MCA_CTL_LS for this error. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
59	<b>MiscV.</b> Reset: Cold,0. 1=Valid thresholding in MCA::LS::MCA_MISC0_LS. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
58	<b>AddrV.</b> Reset: Cold,0. 1=MCA::LS::MCA_ADDR_LS contains address information associated with the error. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
57	<b>PCC.</b> Reset: Cold,0. 1=Hardware context held by the processor may have been corrupted. Continued operation of the system may have unpredictable results. The error is not recoverable or survivable, and the system should be reinitialized. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
56	<b>ErrCoreIdVal.</b> Reset: Cold,0. 1=The ErrCoreId field is valid. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
55	<b>TCC.</b> Reset: Cold,0. 0=The thread which consumed the error can be restarted reliably at the instruction pointer address pushed onto the exception handler stack if any uncorrected error has been corrected by software. 1=The thread which consumed the error is not restartable and must be terminated. Only meaningful when MCA::LS::MCA_STATUS_LS[PCC]=0. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
54	Reserved.
53	<b>SyndV.</b> Reset: Cold,0. 1=This error logged information in MCA::LS::MCA_SYND_LS. If MCA::LS::MCA_SYND_LS[ErrorPriority] is the same as the priority of the error in MCA::LS::MCA_STATUS_LS, then the information in MCA::LS::MCA_SYND_LS is associated with the error in MCA::LS::MCA_STATUS_LS. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
52:47	Reserved.
46	<b>CECC.</b> Reset: Cold,0. 1=The error was a correctable ECC error according to the restrictions of the ECC algorithm. UC indicates whether the error was actually corrected by the processor.

	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
45	<b>UECC</b> . Reset: Cold,0. 1=The error was an uncorrectable ECC error according to the restrictions of the ECC algorithm. UC indicates whether the error was actually corrected by the processor. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
44	<b>Deferred</b> . Reset: Cold,0. 1=A deferred error was created. A deferred error is the result of an uncorrectable data error which did not immediately cause a processor exception; an exception is deferred until the erroneous data is consumed. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
43	<b>Poison</b> . Reset: Cold,0. 1=The error was the result of attempting to consume poisoned data. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
42:38	Reserved.
37:32	<b>ErrCoreId</b> . Reset: Cold,0. When ErrCoreIdVal=1 this field indicates which core within the processor is associated with the error; Otherwise this field is reserved. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
31:22	Reserved.
21:16	<b>ErrorCodeExt</b> . Reset: Cold,0. Extended Error Code. This field is used to identify the error type for root cause analysis. This field indicates which bit position in MCA::LS::MCA_CTL_LS enables error reporting for the logged error. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
15:0	<b>ErrorCode</b> . Reset: Cold,0. Error code for this error. See 3.1.13 [Error Codes] for details on decoding this field. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.

**MSR0000\_0400 [LS Machine Check Control] (MCA\_CTL\_LS)**

Read-write. Reset: 0000\_0000\_0000\_0000h.

0=Disables error reporting for the corresponding error. 1=Enables error reporting via machine check exception for the corresponding error. The MCA::LS::MCA\_CTL\_LS register must be enabled by the corresponding enable bit in Core::X86::Msr::MCG\_CTL. Does not affect error detection, correction, or logging.

MCA::LS::MCA\_CTL\_LS [three[1:0]\_core[3:0]\_inst0\_alias[MSR,MSRLEGACY]; MSR[C00020,000004]00

Bits	Description
63:21	Reserved.
20	<b>L2DataErr</b> . Read-write. Reset: 0. L2 Fill Data error.
19	<b>DcTagErr5</b> . Read-write. Reset: 0. DC Tag error type 5.
18	<b>DcTagErr3</b> . Read-write. Reset: 0. DC Tag error type 3.
17	<b>PDC</b> . Read-write. Reset: 0. PDC parity error. MCA_ADDR_LS logs a virtual address.
16	<b>L2DTLB</b> . Read-write. Reset: 0. Level 2 TLB parity error. MCA_ADDR_LS logs a virtual address.
15	<b>DcTagErr4</b> . Read-write. Reset: 0. DC Tag error type 4.
14	<b>DcDataErr3</b> . Read-write. Reset: 0. DC Data error type 3.
13	<b>DcDataErr2</b> . Read-write. Reset: 0. DC Data error type 2.
12	<b>DcDataErr1</b> . Read-write. Reset: 0. DC Data error type 1 and poison consumption. MCA_STATUS[Poison] is set on poison consumption from L2/L3.
11	<b>DcTagErr2</b> . Read-write. Reset: 0. DC Tag error type 2.
10	<b>SystemReadDataErrorT1</b> . Read-write. Reset: 0. System Read Data Error Thread 1. An error in a read of a line from the data fabric. Possible reasons include master abort and target abort.

9	<b>SystemReadDataErrorT0</b> . Read-write. Reset: 0. System Read Data Error Thread 0. An error in a read of a line from the data fabric. Possible reasons include master abort and target abort.
8	<b>IntErrTyp2</b> . Read-write. Reset: 0. Internal error type 2.
7	<b>IntErrTyp1</b> . Read-write. Reset: 0. Internal error type 1.
6	<b>DcTagErr1</b> . Read-write. Reset: 0. DC Tag error type 1.
5	<b>DcTagErr6</b> . Read-write. Reset: 0. DC Tag error type 6.
4	Reserved.
3	<b>L1DTLB</b> . Read-write. Reset: 0. Level 1 TLB parity error.
2	<b>MAB</b> . Read-write. Reset: 0. Miss address buffer payload parity error.
1	<b>STQ</b> . Read-write. Reset: 0. Store queue parity error.
0	<b>LDQ</b> . Read-write. Reset: 0. Load queue parity error.

**MSR0000\_0403 [LS Machine Check Miscellaneous 0 Thread 0] (MCA\_MISC0\_LS)**

Reset: D000\_0000\_0100\_0000h.

Log miscellaneous information associated with errors.

MCA::LS::MCA\_MISC0\_LS\_lthree[1:0]\_core[3:0]\_thread[1:0]\_inst0\_alias[MSR,MSRLEGACY]; MSR[C00020,000004]03

Bits	Description
63	<b>Valid</b> . Reset: 1. 1=A valid CntP field is present in this register. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.
62	<b>CntP</b> . Reset: 1. 1=A valid threshold counter is present. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.
61	<b>Locked</b> . Reset: 0. 1=Writes to this register are ignored. This bit is set by BIOS to indicate that this register is not available for OS use. BIOS should set this bit if ThresholdIntType is set to SMI. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.
60	<b>IntP</b> . Reset: 1. 1=ThresholdIntType can be used to generate interrupts. 0=ThresholdIntType and interrupt generation are not supported. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   ~MCA::LS::MCA_MISC0_LS[Locked]) ? Read-write : Read-only.
59:56	Reserved.
55:52	<b>LvtOffset</b> . Reset: 0. One per die. For error thresholding interrupts, specifies the address of the LVT entry in the APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see Core::X86::Apic::ExtendedInterruptLvtEntries). AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   ~MCA::LS::MCA_MISC0_LS[Locked]) ? Read-write : Read-only.
51	<b>CntEn</b> . Reset: 0. 1=Count thresholding errors. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   ~MCA::LS::MCA_MISC0_LS[Locked]) ? Read-write : Read-only.
50:49	<b>ThresholdIntType</b> . Reset: Cold,0. Specifies the type of interrupt signaled when Ovrflw is set and IntP==1. 00b = No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]). 10b = SMI trigger event. 11b = Reserved. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   ~MCA::LS::MCA_MISC0_LS[Locked]) ? Read-write : Read-only.
48	<b>Ovrflw</b> . Reset: Cold,0. Set by hardware when ErrCnt transitions from FFEh to FFFh. When this field is set, ErrCnt no longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is generated. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   ~MCA::LS::MCA_MISC0_LS[Locked]) ? Read-write : Read-only.
47:44	Reserved.
43:32	<b>ErrCnt</b> . Reset: Cold,0. This is written by software to set the starting value of the error counter. This is incremented by hardware when errors are logged. When this counter overflows, it stays at FFFh (no

	rollover). The threshold value, written by software, is (FFFh - the desired error count (the number of errors necessary in order for an interrupt to be taken)); the desired error count of 0 (a write value of FFFh) is not supported.
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   ~MCA::LS::MCA_MISC0_LS[Locked]) ? Read-write : Read-only.
31:24	<b>BlkPtr</b> . Read-write. Reset: 1. 00h=Extended MISC MSR block is not valid. 01h=Extended MSR block is valid.
23:0	Reserved.

### MSRC000\_2004 [LS Machine Check Configuration] (MCA\_CONFIG\_LS)

Reset: 0000_0002_0000_0025h.	
Controls configuration of the associated machine check bank.	
MCA::LS::MCA_CONFIG_LS_lthree[1:0]_core[3:0]_inst0_aliasMSR; MSRC0002004	
Bits	Description
63:39	Reserved.
38:37	<b>DeferredIntType</b> . Read-write. Reset: 0. Specifies the type of interrupt signaled when a deferred error is logged. 00b = No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[DeferredLvtOffset]). 10b = SMI trigger event. 11b = Reserved.
36:35	Reserved.
34	<b>LogDeferredInMcaStat</b> . Read-write. Reset: 0. Init: BIOS,1h. 1=Log deferred errors in MCA::LS::MCA_STATUS_LS and MCA::LS::MCA_ADDR_LS in addition to MCA::LS::MCA_DESTAT_LS and MCA::LS::MCA_DEADDR_LS. 0=Only log deferred errors in MCA::LS::MCA_DESTAT_LS and MCA::LS::MCA_DEADDR_LS. This bit does not affect logging of deferred errors in MCA::LS::MCA_SYND_LS, MCA::LS::MCA_MISC0_LS.
33	Reserved. Read-write. Reset: 1.
32	<b>McaXEnable</b> . Read-write. Reset: 0. Init: BIOS,1h. Check: 1h. 1=Software has acknowledged support for the MCAX feature set. 0=Software has not acknowledged support for the MCAX feature set. All uncorrected and fatal errors will cause an ErrorEvent packet to be generated. Deferred error interrupts are configured via Core::X86::Msr::McaIntrCfg.
31:6	Reserved.
5	<b>DeferredIntTypeSupported</b> . Read-only. Reset: 1. 1=MCA::LS::MCA_CONFIG_LS[DeferredIntType] controls the type of interrupt generated on a deferred error. Deferred errors are supported in this bank only if MCA::LS::MCA_CONFIG_LS[DeferredErrorLoggingSupported]=1.
4:3	Reserved.
2	<b>DeferredErrorLoggingSupported</b> . Read-only. Reset: 1. 1=Deferred errors are supported in this MCA bank, and MCA::LS::MCA_CONFIG_LS[LogDeferredInMcaStat] controls the logging behavior of these errors. MCA::LS::MCA_DESTAT_LS and MCA::LS::MCA_DEADDR_LS are supported in this MCA bank. 0=Deferred errors are not supported in this bank.
1	Reserved.
0	<b>McaX</b> . Read-only. Reset: 1. 1=This bank provides Machine Check Architecture Extensions. Up to 4 additional MISC registers (MISC1-MISC4) are supported. MCA::LS::MCA_MISC0_LS[BlkPtr] indicates the presence of the additional MISC registers, but is not used to determine their MSR numbers. Deferred error interrupt type is specifiable by MCA bank. MCA::LS::MCA_STATUS_LS[TCC] is present.

### MSRC000\_2005 [LS IP Identification] (MCA\_IPID\_LS)

Reset: 0000_00B0_0000_0000h.	
The MCA::LS::MCA_IPID_LS register is used by software to determine what IP type and revision is associated with the MCA bank.	
MCA::LS::MCA_IPID_LS_lthree[1:0]_core[3:0]_inst0_aliasMSR; MSRC0002005	
Bits	Description
63:48	<b>McaType</b> . Read-only. Reset: 0. The McaType of the MCA bank within this IP.



47:44	Reserved.
43:32	<b>HardwareID.</b> Read-only. Reset: 0B0h. The Hardware ID of the IP associated with this MCA bank.
31:0	<b>InstanceId.</b> Read-write. Reset: 0. The instance ID of this IP. This is initialized to a unique ID per instance of this register.

**MSRC000\_2006 [LS Machine Check Syndrome Thread 0] (MCA\_SYND\_LS)**

Read-write, Volatile. Reset: 0000_0000_0000_0000h.	
Logs physical location information associated with error in MCA::LS::MCA_STATUS_LS Thread 0	
MCA::LS::MCA_SYND_LS_lthree[1:0]_core[3:0]_thread[1:0]_inst0_aliasMSR; MSRC0002006	
Bits	Description
63:39	Reserved.
38:32	<b>Syndrom.</b> Read-write, Volatile. Reset: Cold,0. Contains the syndrome, if any, associated with the error logged in MCA::LS::MCA_STATUS_LS. The low-order bit of the syndrome is stored in bit 0, and the syndrome has a length specified by MCA::LS::MCA_SYND_LS[Length]. The Syndrome field is only valid when MCA::LS::MCA_SYND_LS[Length] is not 0.
31:27	Reserved.
26:24	<b>ErrorPriority.</b> Read-write, Volatile. Reset: Cold,0. Encodes the priority of the error logged in MCA::LS::MCA_SYND_LS. 3'b0 = No error; 3'b1 = Reserved; 3'b10 = Corrected Error; 3'b11 = Deferred Error; 3'b100 = Uncorrected Error; 3'b101 = Fatal Error; all others reserved.
23:18	<b>Length.</b> Read-write, Volatile. Reset: Cold,0. Specifies the length in bits of the syndrome contained in MCA::LS::MCA_SYND_LS[Syndrome]. A value of 0 indicates that there is no valid syndrome in MCA::LS::MCA_SYND_LS. For example, a syndrome length of 9 means that MCA::LS::MCA_SYND_LS[Syndrome] bits [8:0] contains a valid syndrome.
17:0	<b>ErrorInformation.</b> Read-write, Volatile. Reset: Cold,0. Contains error-specific information about the location of the error. Decoding is available in Table 28 [MCA_SYND_LS Register].

**MSRC000\_2008 [LS Machine Check Deferred Error Status Thread 0] (MCA\_DESTAT\_LS)**

Read-write, Volatile. Reset: 0000_0000_0000_0000h.	
Holds status information for the first deferred error seen in this bank.	
MCA::LS::MCA_DESTAT_LS_lthree[1:0]_core[3:0]_thread[1:0]_inst0_aliasMSR; MSRC0002008	
Bits	Description
63	<b>Val.</b> Read-write, Volatile. Reset: Cold,0. 1=A valid error has been detected (whether it is enabled or not).
62	<b>Overflow.</b> Read-write, Volatile. Reset: Cold,0. 1=An error was detected while the valid bit (Val) was set; at least one error was not logged. Overflow is set independently of whether the existing error is overwritten. (See the section on overwrite priorities.)
61:59	Reserved.
58	<b>AddrV.</b> Read-write, Volatile. Reset: Cold,0. 1=MCA::LS::MCA_DEADDR_LS contains address information associated with the error.
57:54	Reserved.
53	<b>SyndV.</b> Read-write, Volatile. Reset: Cold,0. 1=This error logged information in MCA::LS::MCA_SYND_LS. If MCA::LS::MCA_SYND_LS[ErrorPriority] is the same as the priority of the error in MCA::LS::MCA_STATUS_LS, then the information in MCA::LS::MCA_SYND_LS is associated with the error in MCA::LS::MCA_DESTAT_LS.
52:45	Reserved.
44	<b>Deferred.</b> Read-write, Volatile. Reset: Cold,0. 1=A deferred error was created. A deferred error is the result of an uncorrectable data error which did not immediately cause a processor exception; poison is created and an exception is deferred until the poison data is consumed.
43:0	Reserved.

**MSRC000\_2009 [LS Deferred Error Address Thread 0] (MCA\_DEADDR\_LS)**

Reset: 0000_0000_0000_0000h.	
------------------------------	--

The MCA::LS::MCA_DEADDR_LS register stores the address associated with the error in MCA::LS::MCA_DESTAT_LS. The register is only meaningful if MCA::LS::MCA_DESTAT_LS[Val]=1 and MCA::LS::MCA_DESTAT_LS[AddrV]=1. The lowest valid bit of the address is defined by MCA::LS::MCA_DEADDR_LS[LSB].	
MCA::LS::MCA_DEADDR_LS_lthree[1:0]_core[3:0]_thread[1:0]_inst0_aliasMSR; MSRC0002009	
Bits	Description
63:62	Reserved. Read-write. Reset: Cold,0.
61:56	<b>LSB.</b> Read-write, Volatile. Reset: Cold,0. Specifies the least significant valid bit of the address contained in MCA::LS::MCA_DEADDR_LS[ErrorAddr]. A value of 0 indicates that MCA::LS::MCA_DEADDR_LS[55:0] contains a valid byte address. A value of 6 indicates that MCA::LS::MCA_DEADDR_LS[55:6] contains a valid cache line address and that MCA::LS::MCA_DEADDR_LS[5:0] are not part of the address and should be ignored by error handling software. A value of 12 indicates that MCA::LS::MCA_DEADDR_LS[55:12] contain a valid 4KB memory page and that MCA::LS::MCA_DEADDR_LS[11:0] should be ignored by error handling software.
55:0	<b>ErrorAddr.</b> Read-write, Volatile. Reset: Cold,0. Contains the address, if any, associated with the error logged in MCA::LS::MCA_DESTAT_LS. The lowest-order valid bit of the address is specified in MCA::LS::MCA_DEADDR_LS[LSB].

#### MSRC001\_0400 [LS Machine Check Control Mask] (MCA\_CTL\_MASK\_LS)

Read-write. Reset: 0000_0000_0000_0000h.	
Inhibit detection of an error source.	
MCA::LS::MCA_CTL_MASK_LS_lthree[1:0]_core[3:0]_inst0_aliasMSR; MSRC0010400	
Bits	Description
63:21	Reserved.
20	<b>L2DataErr.</b> Read-write. Reset: 0. L2 Fill Data error.
19	<b>DcTagErr5.</b> Read-write. Reset: 0. DC Tag error type 5.
18	<b>DcTagErr3.</b> Read-write. Reset: 0. DC Tag error type 3.
17	<b>PDC.</b> Read-write. Reset: 0. PDC parity error. MCA_ADDR_LS logs a virtual address.
16	<b>L2DTLB.</b> Read-write. Reset: 0. Level 2 TLB parity error. MCA_ADDR_LS logs a virtual address.
15	<b>DcTagErr4.</b> Read-write. Reset: 0. DC Tag error type 4.
14	<b>DcDataErr3.</b> Read-write. Reset: 0. DC Data error type 3.
13	<b>DcDataErr2.</b> Read-write. Reset: 0. DC Data error type 2.
12	<b>DcDataErr1.</b> Read-write. Reset: 0. DC Data error type 1 and poison consumption. MCA_STATUS[Poison] is set on poison consumption from L2/L3.
11	<b>DcTagErr2.</b> Read-write. Reset: 0. DC Tag error type 2.
10	<b>SystemReadDataErrorT1.</b> Read-write. Reset: 0. Init: BIOS,1. System Read Data Error Thread 1. An error in a read of a line from the data fabric. Possible reasons include master abort and target abort.
9	<b>SystemReadDataErrorT0.</b> Read-write. Reset: 0. Init: BIOS,1. System Read Data Error Thread 0. An error in a read of a line from the data fabric. Possible reasons include master abort and target abort.
8	<b>IntErrTyp2.</b> Read-write. Reset: 0. Internal error type 2.
7	<b>IntErrTyp1.</b> Read-write. Reset: 0. Internal error type 1.
6	<b>DcTagErr1.</b> Read-write. Reset: 0. DC Tag error type 1.
5	<b>DcTagErr6.</b> Read-write. Reset: 0. DC Tag error type 6.
4	Reserved.
3	<b>L1DTLB.</b> Read-write. Reset: 0. Level 1 TLB parity error.
2	<b>MAB.</b> Read-write. Reset: 0. Miss address buffer payload parity error.
1	<b>STQ.</b> Read-write. Reset: 0. Store queue parity error.
0	<b>LDQ.</b> Read-write. Reset: 0. Load queue parity error.

**3.2.1.1.1 LS Error Decode Tables***Table 27: MCA\_ADDR\_LS Register*

Error Type	Bits	Description
LDQ	[55:0]	Reserved
STQ	[55:0]	Reserved
MAB	[55:0]	Reserved
L1DTLB	[55:48] [47:12] [11:0]	Reserved Virtual Address Reserved
DcTagErr5	[55:0]	Reserved
DcTagErr6	[55:0]	Reserved
DcTagErr1	[55:0]	Reserved
IntErrTyp1	[55:0]	Reserved
IntErrTyp2	[55:0]	Reserved
SystemReadDataErrorT0	[55:48] [47:6]	Reserved Physical Address
SystemReadDataErrorT1	[55:48] [47:6]	Reserved Physical Address
DcTagErr2	[55:48] [47:6]	Reserved Physical Address
DcDataErr1	[55:48] [47:6]	Reserved Physical Address
DcDataErr2	[55:48] [47:1]	Reserved Physical Address
DcDataErr3	[55:48] [47:1]	Reserved Physical Address
DcTagErr4	[55:0]	Reserved
L2DTLB	[55:48] [47:12] [11:0]	Reserved Virtual Address Reserved
PDC	[55:48] [47:12] [11:0]	Reserved Virtual Address Reserved
DcTagErr3	[55:0]	Reserved
DcTagErr5	[55:0]	Reserved
L2DataErr	[55:48] [47:6]	Reserved Physical Address

*Table 28: MCA\_SYND\_LS Register*

Error Type	Bits	Description
LDQ	[17:0]	Reserved
STQ	[17:0]	Reserved
MAB	[17:0]	Reserved
L1DTLB	[17:0]	Reserved
DcTagErr5	[17:16]	Reserved

	[15:8] [7:0]	Index Way
DcTagErr6	[17:16] [15:8] [7:0]	Reserved Index Way
DcTagErr1	[17:16] [15:8] [7:0]	Reserved Index Way
IntErrTyp1	[17] [16] [15:0]	Reserved Thread ID Reserved
IntErrTyp2	[17] [16] [15:0]	Reserved Thread ID Reserved
SystemReadDataErrorT0	[17:2] [1:0]	Reserved 2'b0 = Master Abort; 2'b1 = Target Abort; 2'b10 = Transaction Error; 2'b11 = Protection Violation
SystemReadDataErrorT1	[17:2] [1:0]	Reserved 2'b0 = Master Abort; 2'b1 = Target Abort; 2'b10 = Transaction Error; 2'b11 = Protection Violation
DcTagErr2	[17:16] [15:8] [7:0]	Reserved Index Way
DcDataErr1	[17:16] [15:8] [7:0]	Reserved Index Way
DcDataErr2	[17:16] [15:8] [7:0]	Reserved Index Way
DcDataErr3	[17:16] [15:8] [7:0]	Reserved Index Way
DcTagErr4	[17:16] [15:8] [7:0]	Reserved Index Way
L2DTLB	[17:15] [14:8] [7:4] [3:0]	Reserved Reserved Reserved Reserved
PDC	[17:0]	Reserved
DcTagErr3	[17:16] [15:8] [7:0]	Reserved Index Way
DcTagErr5	[17:16] [15:8] [7:0]	Reserved Index Way
L2DataErr	[17:0]	Reserved

Table 29: MCA\_STATUS\_LS[ErrorCodeExt] Decode

Error Type	Bits	Description
LDQ	[6:0]	0h
STQ	[6:0]	1h
MAB	[6:0]	2h
L1DTLB	[6:0]	3h
DcTagErr5	[6:0]	4h
DcTagErr6	[6:0]	5h
DcTagErr1	[6:0]	6h
IntErrTyp1	[6:0]	7h
IntErrTyp2	[6:0]	8h
SystemReadDataErrorT0	[6:0]	9h
SystemReadDataErrorT1	[6:0]	Ah
DcTagErr2	[6:0]	Bh
DcDataErr1	[6:0]	Ch
DcDataErr2	[6:0]	Dh
DcDataErr3	[6:0]	Eh
DcTagErr4	[6:0]	Fh
L2DTLB	[6:0]	10h
PDC	[6:0]	11h
DcTagErr3	[6:0]	12h
DcTagErr5	[6:0]	13h
L2DataErr	[6:0]	14h

### 3.2.1.2 IF

#### MSR0000\_0404 [IF Machine Check Control] (MCA\_CTL\_IF)

Read-write. Reset: 0000_0000_0000_0000h.	
0=Disables error reporting for the corresponding error. 1=Enables error reporting via machine check exception for the corresponding error. The MCA::IF::MCA_CTL_IF register must be enabled by the corresponding enable bit in Core::X86::Msr::MCG_CTL. Does not affect error detection, correction, or logging.	
MCA::IF::MCA_CTL_IF_lthree[1:0]_core[3:0]_inst1_alias[MSR,MSRLEGACY]; MSR[C0002010,00000404]	
Bits	Description
63:14	Reserved.
13	<b>SystemReadDataError</b> . Read-write. Reset: 0. System Read Data Error. An error in a demand fetch of a line. Possible reasons include master abort and target abort.
12	<b>L2RespPoison</b> . Read-write. Reset: 0. L2 Cache Response Poison Error. Error is the result of consuming poison data.
11	<b>L2BtbMultiHit</b> . Read-write. Reset: 0. L2 BTB Multi-Match Error.
10	<b>L1BtbMultiHit</b> . Read-write. Reset: 0. L1 BTB Multi-Match Error.
9	<b>BpqSnpParT1</b> . Read-write. Reset: 0. BPQ Thread 1 Snoop Parity Error.
8	<b>BpqSnpParT0</b> . Read-write. Reset: 0. BPQ Thread 0 Snoop Parity Error.
7	<b>L2ItlbParity</b> . Read-write. Reset: 0. L2 ITLB Parity Error.
6	<b>L1ItlbParity</b> . Read-write. Reset: 0. L1 ITLB Parity Error.
5	<b>L0ItlbParity</b> . Read-write. Reset: 0. L0 ITLB Parity Error.
4	<b>DqParity</b> . Read-write. Reset: 0. Decoupling Queue PhysAddr Parity Error.
3	<b>DataParity</b> . Read-write. Reset: 0. IC Data Array Parity Error.
2	<b>TagParity</b> . Read-write. Reset: 0. IC Full Tag Parity Error.

1	<b>TagMultiHit.</b> Read-write. Reset: 0. IC Microtag or Full Tag Multi-hit Error.
0	<b>OcUtagParity.</b> Read-write. Reset: 0. Op Cache Microtag Probe Port Parity Error.

**MSR0000\_0405 [IF Machine Check Status Thread 0] (MCA\_STATUS\_IF)**

Reset: 0000\_0000\_0000\_0000h.

Logs information associated with errors.

MCA::IF::MCA\_STATUS\_IF\_lthree[1:0]\_core[3:0]\_thread[1:0]\_inst1\_alias[MSR,MSRLEGACY]; MSR[C0002011,00000405]

Bits	Description
63	<b>Val.</b> Reset: Cold,0. 1=A valid error has been detected. This bit should be cleared by software after the register has been read. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
62	<b>Overflow.</b> Reset: Cold,0. 1=An error was detected while the valid bit (Val) was set; at least one error was not logged. Overflow is set independently of whether the existing error is overwritten. See 3.1.8 [Machine Check Errors]. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
61	<b>UC.</b> Reset: Cold,0. 1=The error was not corrected by hardware. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
60	<b>En.</b> Reset: Cold,0. 1=MCA error reporting is enabled for this error, as indicated by the corresponding bit in MCA::IF::MCA_CTL_IF. This bit is a copy of bit in MCA::IF::MCA_CTL_IF for this error. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
59	<b>MiscV.</b> Reset: Cold,0. 1=Valid thresholding in MCA::IF::MCA_MISC0_IF. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
58	<b>AddrV.</b> Reset: Cold,0. 1=MCA::IF::MCA_ADDR_IF contains address information associated with the error. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
57	<b>PCC.</b> Reset: Cold,0. 1=Hardware context held by the processor may have been corrupted. Continued operation of the system may have unpredictable results. The error is not recoverable or survivable, and the system should be reinitialized. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
56	<b>ErrCoreIdVal.</b> Reset: Cold,0. 1=The ErrCoreId field is valid. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
55	<b>TCC.</b> Reset: Cold,0. 0=The thread which consumed the error can be restarted reliably at the instruction pointer address pushed onto the exception handler stack if any uncorrected error has been corrected by software. 1=The thread which consumed the error is not restartable and must be terminated. Only meaningful when MCA::IF::MCA_STATUS_IF[PCC]=0. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
54	Reserved.
53	<b>SyndV.</b> Reset: Cold,0. 1=This error logged information in MCA::IF::MCA_SYND_IF. If MCA::IF::MCA_SYND_IF[ErrorPriority] is the same as the priority of the error in MCA::IF::MCA_STATUS_IF, then the information in MCA::IF::MCA_SYND_IF is associated with the error in MCA::IF::MCA_STATUS_IF. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-

	write-1.
52:47	Reserved.
46	<b>CECC</b> . Reset: Cold,0. 1=The error was a correctable ECC error according to the restrictions of the ECC algorithm. UC indicates whether the error was actually corrected by the processor. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
45	<b>UECC</b> . Reset: Cold,0. 1=The error was an uncorrectable ECC error according to the restrictions of the ECC algorithm. UC indicates whether the error was actually corrected by the processor. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
44	<b>Deferred</b> . Reset: Cold,0. 1=A deferred error was created. A deferred error is the result of an uncorrectable data error which did not immediately cause a processor exception; an exception is deferred until the erroneous data is consumed. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
43	<b>Poison</b> . Reset: Cold,0. 1=The error was the result of attempting to consume poisoned data. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
42:38	Reserved.
37:32	<b>ErrCoreId</b> . Reset: Cold,0. When ErrCoreIdVal=1 this field indicates which core within the processor is associated with the error; Otherwise this field is reserved. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
31:22	Reserved.
21:16	<b>ErrorCodeExt</b> . Reset: Cold,0. Extended Error Code. This field is used to identify the error type for root cause analysis. This field indicates which bit position in MCA::IF::MCA_CTL_IF enables error reporting for the logged error. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
15:0	<b>ErrorCode</b> . Reset: Cold,0. Error code for this error. See 3.1.13 [Error Codes] for details on decoding this field. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.

**MSR0000\_0406 [IF Machine Check Address Thread 0] (MCA\_ADDR\_IF)**

Reset: 0000_0000_0000_0000h.	
MCA::IF::MCA_ADDR_IF stores an address and other information associated with the error in MCA::IF::MCA_STATUS_IF. The register is only meaningful if MCA::IF::MCA_STATUS_IF[Val]=1 and MCA::IF::MCA_STATUS_IF[AddrV]=1.	
MCA::IF::MCA_ADDR_IF_lthree[1:0]_core[3:0]_thread[1:0]_inst1_alias[MSR,MSRLEGACY]; MSR[C0002012,00000406]	
Bits	Description
63:62	Reserved. Read-write. Reset: Cold,0.
61:56	<b>LSB</b> . Read-write, Volatile. Reset: Cold,0. Specifies the least significant valid bit of the address contained in MCA::IF::MCA_ADDR_IF[ErrorAddr]. A value of 0 indicates that MCA::IF::MCA_ADDR_IF[55:0] contains a valid byte address. A value of 6 indicates that MCA::IF::MCA_ADDR_IF[55:6] contains a valid cache line address and that MCA::IF::MCA_ADDR_IF[5:0] are not part of the address and should be ignored by error handling software. A value of 12 indicates that MCA::IF::MCA_ADDR_IF[55:12] contain a valid 4KB memory page and that MCA::IF::MCA_ADDR_IF[11:0] should be ignored by error handling software.
55:0	<b>ErrorAddr</b> . Read-write, Volatile. Reset: Cold,0. Unless otherwise specified by an error, contains the address associated with the error logged in MCA::IF::MCA_STATUS_IF. For physical addresses, the

most significant bit is given by Core::X86::Cpuid::LongModeInfo[PhysAddrSize].

### MSR0000\_0407 [IF Machine Check Miscellaneous 0 Thread 0] (MCA\_MISC0\_IF)

Reset: D000\_0000\_0100\_0000h.

Log miscellaneous information associated with errors.

MCA::IF::MCA\_MISC0\_IF\_Itthree[1:0]\_core[3:0]\_thread[1:0]\_inst1\_alias[MSR,MSRLEGACY]; MSR[C0002013,00000407]

Bits	Description
63	<b>Valid.</b> Reset: 1. 1=A valid CntP field is present in this register. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.
62	<b>CntP.</b> Reset: 1. 1=A valid threshold counter is present. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.
61	<b>Locked.</b> Reset: 0. 1=Writes to this register are ignored. This bit is set by BIOS to indicate that this register is not available for OS use. BIOS should set this bit if ThresholdIntType is set to SMI. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.
60	<b>IntP.</b> Reset: 1. 1=ThresholdIntType can be used to generate interrupts. 0=ThresholdIntType and interrupt generation are not supported. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   ~MCA::IF::MCA_MISC0_IF[Locked]) ? Read-write : Read-only.
59:56	Reserved.
55:52	<b>LvtOffset.</b> Reset: 0. One per die. For error thresholding interrupts, specifies the address of the LVT entry in the APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see Core::X86::Apic::ExtendedInterruptLvtEntries). AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   ~MCA::IF::MCA_MISC0_IF[Locked]) ? Read-write : Read-only.
51	<b>CntEn.</b> Reset: 0. 1=Count thresholding errors. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   ~MCA::IF::MCA_MISC0_IF[Locked]) ? Read-write : Read-only.
50:49	<b>ThresholdIntType.</b> Reset: Cold,0. Specifies the type of interrupt signaled when Ovrflw is set and IntP==1. 00b = No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]). 10b = SMI trigger event. 11b = Reserved. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   ~MCA::IF::MCA_MISC0_IF[Locked]) ? Read-write : Read-only.
48	<b>Ovrflw.</b> Reset: Cold,0. Set by hardware when ErrCnt transitions from FFEh to FFFh. When this field is set, ErrCnt no longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is generated. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   ~MCA::IF::MCA_MISC0_IF[Locked]) ? Read-write : Read-only.
47:44	Reserved.
43:32	<b>ErrCnt.</b> Reset: Cold,0. This is written by software to set the starting value of the error counter. This is incremented by hardware when errors are logged. When this counter overflows, it stays at FFFh (no rollover). The threshold value, written by software, is (FFFh - the desired error count (the number of errors necessary in order for an interrupt to be taken)); the desired error count of 0 (a write value of FFFh) is not supported. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   ~MCA::IF::MCA_MISC0_IF[Locked]) ? Read-write : Read-only.
31:24	<b>BlkPtr.</b> Read-write. Reset: 1. 00h=Extended MISC MSR block is not valid. 01h=Extended MSR block is valid.
23:0	Reserved.

### MSRC000\_2014 [IF Machine Check Configuration] (MCA\_CONFIG\_IF)

Reset: 0000\_0002\_0000\_0021h.



Controls configuration of the associated machine check bank.	
MCA::IF::MCA_CONFIG_IF_three[1:0]_core[3:0]_inst1_aliasMSR; MSRC0002014	
Bits	Description
63:39	Reserved.
38:37	<b>DeferredIntType</b> . Read-write. Reset: 0. Specifies the type of interrupt signaled when a deferred error is logged. 00b = No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[DeferredLvtOffset]). 10b = SMI trigger event. 11b = Reserved.
36:34	Reserved.
33	Reserved. Read-write. Reset: 1.
32	<b>McaXEnable</b> . Read-write. Reset: 0. Init: BIOS, 1h. Check: 1h. 1=Software has acknowledged support for the MCAX feature set. 0=Software has not acknowledged support for the MCAX feature set. All uncorrected and fatal errors will cause an ErrorEvent packet to be generated. Deferred error interrupts are configured via Core::X86::Msr::McaIntrCfg.
31:6	Reserved.
5	<b>DeferredIntTypeSupported</b> . Read-only. Reset: 1. 1=MCA::IF::MCA_CONFIG_IF[DeferredIntType] controls the type of interrupt generated on a deferred error. Deferred errors are supported in this bank only if MCA::IF::MCA_CONFIG_IF[DeferredErrorLoggingSupported]=1.
4:3	Reserved.
2	<b>DeferredErrorLoggingSupported</b> . Read-only. Reset: 0. 1=Deferred errors are supported in this MCA bank, and the LogDeferredInMcaStat field in this register controls the logging behavior of these errors. MCA_DESTAT and MCA_DEADDR are supported in this MCA bank. 0=Deferred errors are not supported in this bank.
1	Reserved.
0	<b>McaX</b> . Read-only. Reset: 1. 1=This bank provides Machine Check Architecture Extensions. Up to 4 additional MISC registers (MISC1-MISC4) are supported. MCA::IF::MCA_MISC0_IF[BlkPtr] indicates the presence of the additional MISC registers, but is not used to determine their MSR numbers. Deferred error interrupt type is specifiable by MCA bank. MCA::IF::MCA_STATUS_IF[TCC] is present.

**MSRC000\_2015 [IF IP Identification] (MCA\_IPID\_IF)**

Reset: 0001_00B0_0000_0000h.	
The MCA::IF::MCA_IPID_IF register is used by software to determine what IP type and revision is associated with the MCA bank.	
MCA::IF::MCA_IPID_IF_three[1:0]_core[3:0]_inst1_aliasMSR; MSRC0002015	
Bits	Description
63:48	<b>McaType</b> . Read-only. Reset: 1. The McaType of the MCA bank within this IP.
47:44	Reserved.
43:32	<b>HardwareID</b> . Read-only. Reset: 0B0h. The Hardware ID of the IP associated with this MCA bank.
31:0	<b>InstanceId</b> . Read-write. Reset: 0. The instance ID of this IP. This is initialized to a unique ID per instance of this register.

**MSRC000\_2016 [IF Machine Check Syndrome Thread 0] (MCA\_SYND\_IF)**

Read-write, Volatile. Reset: 0000_0000_0000_0000h.	
Logs physical location information associated with error in MCA::IF::MCA_STATUS_IF Thread 0	
MCA::IF::MCA_SYND_IF_three[1:0]_core[3:0]_thread[1:0]_inst1_aliasMSR; MSRC0002016	
Bits	Description
63:33	Reserved.
32	<b>Syndrome</b> . Read-write, Volatile. Reset: Cold, 0. Contains the syndrome, if any, associated with the error logged in MCA::IF::MCA_STATUS_IF. The low-order bit of the syndrome is stored in bit 0, and the syndrome has a length specified by MCA::IF::MCA_SYND_IF[Length]. The Syndrome field is only valid when MCA::IF::MCA_SYND_IF[Length] is not 0.
31:27	Reserved.

26:24	<b>ErrorPriority.</b> Read-write, Volatile. Reset: Cold, 0. Encodes the priority of the error logged in MCA::IF::MCA_SYND_IF. 3'b0 = No error; 3'b1 = Reserved; 3'b10 = Corrected Error; 3'b11 = Deferred Error; 3'b100 = Uncorrected Error; 3'b101 = Fatal Error; all others reserved.
23:18	<b>Length.</b> Read-write, Volatile. Reset: Cold, 0. Specifies the length in bits of the syndrome contained in MCA::IF::MCA_SYND_IF[Syndrome]. A value of 0 indicates that there is no valid syndrome in MCA::IF::MCA_SYND_IF. For example, a syndrome length of 9 means that MCA::IF::MCA_SYND_IF[Syndrome] bits [8:0] contains a valid syndrome.
17:0	<b>ErrorInformation.</b> Read-write, Volatile. Reset: Cold, 0. Contains error-specific information about the location of the error. Decoding is available in Table 31 [MCA_SYND_IF Register].

### MSRC001\_0401 [IF Machine Check Control Mask] (MCA\_CTL\_MASK\_IF)

Read-write. Reset: 0000_0000_0000_0000h.	
Inhibit detection of an error source.	
MCA::IF::MCA_CTL_MASK_IF_lthree[1:0]_core[3:0]_inst1_aliasMSR; MSRC0010401	
Bits	Description
63:14	Reserved.
13	<b>SystemReadDataError.</b> Read-write. Reset: 0. Init: BIOS, 1. System Read Data Error. An error in a demand fetch of a line. Possible reasons include master abort and target abort.
12	<b>L2RespPoison.</b> Read-write. Reset: 0. L2 Cache Response Poison Error. Error is the result of consuming poison data.
11	<b>L2BtbMultiHit.</b> Read-write. Reset: 0. L2 BTB Multi-Match Error.
10	<b>L1BtbMultiHit.</b> Read-write. Reset: 0. L1 BTB Multi-Match Error.
9	<b>BpqSnpParT1.</b> Read-write. Reset: 0. BPQ Thread 1 Snoop Parity Error.
8	<b>BpqSnpParT0.</b> Read-write. Reset: 0. BPQ Thread 0 Snoop Parity Error.
7	<b>L2ItlbParity.</b> Read-write. Reset: 0. L2 ITLB Parity Error.
6	<b>L1ItlbParity.</b> Read-write. Reset: 0. L1 ITLB Parity Error.
5	<b>L0ItlbParity.</b> Read-write. Reset: 0. L0 ITLB Parity Error.
4	<b>DqParity.</b> Read-write. Reset: 0. Decoupling Queue PhysAddr Parity Error.
3	<b>DataParity.</b> Read-write. Reset: 0. IC Data Array Parity Error.
2	<b>TagParity.</b> Read-write. Reset: 0. IC Full Tag Parity Error.
1	<b>TagMultiHit.</b> Read-write. Reset: 0. IC Microtag or Full Tag Multi-hit Error.
0	<b>OcUtagParity.</b> Read-write. Reset: 0. Op Cache Microtag Probe Port Parity Error.

#### 3.2.1.2.1 IF Error Decode Tables

Table 30: MCA\_ADDR\_IF Register

Error Type	Bits	Description
OcUtagParity	[55:0]	Reserved
TagMultiHit	[55:48] [47:0]	Reserved Physical Address
TagParity	[55:48] [47:0]	Reserved Physical Address
DataParity	[55:48] [47:0]	Reserved Physical Address
DqParity	[55:48] [47:0]	Reserved Physical Address
L0ItlbParity	[55:48] [47:12]	Reserved Linear Address

	[11:0]	Reserved
L1ItlbParity	[55:48] [47:12] [11:0]	Reserved Linear Address Reserved
L2ItlbParity	[55:48] [47:12] [11:0]	Reserved Linear Address Reserved
BpqSnpParT0	[55:0]	Reserved
BpqSnpParT1	[55:0]	Reserved
L1BtbMultiHit	[55:0]	Reserved
L2BtbMultiHit	[55:0]	Reserved
L2RespPoison	[55:48] [47:5] [4:0]	Reserved Physical Address Reserved
SystemReadDataError	[55:48] [47:5] [4:0]	Reserved Physical Address Reserved

Table 31: MCA\_SYND\_IF Register

Error Type	Bits	Description
OcUtagParity	[17:5] [4:0]	Reserved Index
TagMultiHit	[17:16] [15:8] [8:0]	Reserved Subcache Reserved
TagParity	[17:8] [7:0]	Reserved Way
DataParity	[17:16] [15:8] [8:0]	Reserved Subcache Way
DqParity	[17:0]	Reserved
L0ItlbParity	[17:4] [3:0]	Reserved Reserved
L1ItlbParity	[17:6] [5:0]	Reserved Reserved
L2ItlbParity	[17:8] [7:0]	Reserved Reserved
BpqSnpParT0	[17:0]	Reserved
BpqSnpParT1	[17:0]	Reserved
L1BtbMultiHit	[17:0]	Reserved
L2BtbMultiHit	[17:0]	Reserved
L2RespPoison	[17:0]	Reserved
SystemReadDataError	[17:2] [1:0]	Reserved 2'b0 = Master Abort; 2'b1 = Target Abort; 2'b10 = Transaction Error; 2'b11 = Protection Violation

Table 32: MCA\_STATUS\_IF[ErrorCodeExt] Decode

Error Type	Bits	Description
OcUtagParity	[6:0]	0h
TagMultiHit	[6:0]	1h
TagParity	[6:0]	2h
DataParity	[6:0]	3h
DqParity	[6:0]	4h
L0ItlbParity	[6:0]	5h
L1ItlbParity	[6:0]	6h
L2ItlbParity	[6:0]	7h
BpqSnpParT0	[6:0]	8h
BpqSnpParT1	[6:0]	9h
L1BtbMultiHit	[6:0]	Ah
L2BtbMultiHit	[6:0]	Bh
L2RespPoison	[6:0]	Ch
SystemReadDataError	[6:0]	Dh

### 3.2.1.3 L2

#### MSR0000\_0408 [L2 Machine Check Control] (MCA\_CTL\_L2)

Read-write. Reset: 0000_0000_0000_0000h.	
0=Disables error reporting for the corresponding error. 1=Enables error reporting via machine check exception for the corresponding error. The MCA::L2::MCA_CTL_L2 register must be enabled by the corresponding enable bit in Core::X86::Msr::MCG_CTL. Does not affect error detection, correction, or logging.	
MCA::L2::MCA_CTL_L2_lthree[1:0]_core[3:0]_inst2_alias[MSR,MSRLEGACY]; MSR[C0002020,00000408]	
Bits	Description
63:4	Reserved.
3	<b>Hwa.</b> Read-write. Reset: 0. Hardware Assert Error.
2	<b>Data.</b> Read-write. Reset: 0. L2M Data Array ECC Error.
1	<b>Tag.</b> Read-write. Reset: 0. L2M Tag or State Array ECC Error.
0	<b>MultiHit.</b> Read-write. Reset: 0. L2M Tag Multiple-Way-Hit error.

#### MSR0000\_0409 [L2 Machine Check Status Thread 0] (MCA\_STATUS\_L2)

Reset: 0000_0000_0000_0000h.	
Logs information associated with errors.	
MCA::L2::MCA_STATUS_L2_lthree[1:0]_core[3:0]_thread[1:0]_inst2_alias[MSR,MSRLEGACY]; MSR[C0002021,00000409]	
Bits	Description
63	<b>Val.</b> Reset: Cold,0. 1=A valid error has been detected. This bit should be cleared by software after the register has been read. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
62	<b>Overflow.</b> Reset: Cold,0. 1=An error was detected while the valid bit (Val) was set; at least one error was not logged. Overflow is set independently of whether the existing error is overwritten. See 3.1.8 [Machine Check Errors]. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
61	<b>UC.</b> Reset: Cold,0. 1=The error was not corrected by hardware. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
60	<b>En.</b> Reset: Cold,0. 1=MCA error reporting is enabled for this error, as indicated by the corresponding bit

	in MCA::L2::MCA_CTL_L2. This bit is a copy of bit in MCA::L2::MCA_CTL_L2 for this error. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
59	<b>MiscV</b> . Reset: Cold,0. 1=Valid thresholding in MCA::L2::MCA_MISC0_L2. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
58	<b>AddrV</b> . Reset: Cold,0. 1=MCA::L2::MCA_ADDR_L2 contains address information associated with the error. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
57	<b>PCC</b> . Reset: Cold,0. 1=Hardware context held by the processor may have been corrupted. Continued operation of the system may have unpredictable results. The error is not recoverable or survivable, and the system should be reinitialized. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
56	<b>ErrCoreIdVal</b> . Reset: Cold,0. 1=The ErrCoreId field is valid. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
55	<b>TCC</b> . Reset: Cold,0. 0=The thread which consumed the error can be restarted reliably at the instruction pointer address pushed onto the exception handler stack if any uncorrected error has been corrected by software. 1=The thread which consumed the error is not restartable and must be terminated. Only meaningful when MCA::L2::MCA_STATUS_L2[PCC]=0. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
54	Reserved.
53	<b>SyndV</b> . Reset: Cold,0. 1=This error logged information in MCA::L2::MCA_SYND_L2. If MCA::L2::MCA_SYND_L2[ErrorPriority] is the same as the priority of the error in MCA::L2::MCA_STATUS_L2, then the information in MCA::L2::MCA_SYND_L2 is associated with the error in MCA::L2::MCA_STATUS_L2. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
52:47	Reserved.
46	<b>CECC</b> . Reset: Cold,0. 1=The error was a correctable ECC error according to the restrictions of the ECC algorithm. UC indicates whether the error was actually corrected by the processor. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
45	<b>UECC</b> . Reset: Cold,0. 1=The error was an uncorrectable ECC error according to the restrictions of the ECC algorithm. UC indicates whether the error was actually corrected by the processor. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
44	<b>Deferred</b> . Reset: Cold,0. 1=A deferred error was created. A deferred error is the result of an uncorrectable data error which did not immediately cause a processor exception; an exception is deferred until the erroneous data is consumed. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
43	<b>Poison</b> . Reset: Cold,0. 1=The error was the result of attempting to consume poisoned data. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
42:38	Reserved.
37:32	<b>ErrCoreId</b> . Reset: Cold,0. When ErrCoreIdVal=1 this field indicates which core within the processor is associated with the error; Otherwise this field is reserved.

	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
31:22	Reserved.
21:16	<b>ErrorCodeExt.</b> Reset: Cold,0. Extended Error Code. This field is used to identify the error type for root cause analysis. This field indicates which bit position in MCA::L2::MCA_CTL_L2 enables error reporting for the logged error.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
15:0	<b>ErrorCode.</b> Reset: Cold,0. Error code for this error. See 3.1.13 [Error Codes] for details on decoding this field.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.

**MSR0000\_040A [L2 Machine Check Address Thread 0] (MCA\_ADDR\_L2)**

Reset: 0000\_0000\_0000\_0000h.

MCA::L2::MCA\_ADDR\_L2 stores an address and other information associated with the error in MCA::L2::MCA\_STATUS\_L2. The register is only meaningful if MCA::L2::MCA\_STATUS\_L2[Val]=1 and MCA::L2::MCA\_STATUS\_L2[AddrV]=1.

MCA::L2::MCA\_ADDR\_L2\_lthree[1:0]\_core[3:0]\_thread[1:0]\_inst2\_alias[MSR,MSRLEGACY]; MSR[C0002022,0000040A]

Bits	Description
63:62	Reserved. Read-write. Reset: Cold,0.
61:56	<b>LSB.</b> Read-write, Volatile. Reset: Cold,0. Specifies the least significant valid bit of the address contained in MCA::L2::MCA_ADDR_L2[ErrorAddr]. A value of 0 indicates that MCA::L2::MCA_ADDR_L2[55:0] contains a valid byte address. A value of 6 indicates that MCA::L2::MCA_ADDR_L2[55:6] contains a valid cache line address and that MCA::L2::MCA_ADDR_L2[5:0] are not part of the address and should be ignored by error handling software. A value of 12 indicates that MCA::L2::MCA_ADDR_L2[55:12] contain a valid 4KB memory page and that MCA::L2::MCA_ADDR_L2[11:0] should be ignored by error handling software.
55:0	<b>ErrorAddr.</b> Read-write, Volatile. Reset: Cold,0. Unless otherwise specified by an error, contains the address associated with the error logged in MCA::L2::MCA_STATUS_L2. For physical addresses, the most significant bit is given by Core::X86::Cpuid::LongModeInfo[PhysAddrSize].

**MSR0000\_040B [L2 Machine Check Miscellaneous 0 Thread 0] (MCA\_MISC0\_L2)**

Reset: D000\_0000\_0100\_0000h.

Log miscellaneous information associated with errors.

MCA::L2::MCA\_MISC0\_L2\_lthree[1:0]\_core[3:0]\_thread[1:0]\_inst2\_alias[MSR,MSRLEGACY]; MSR[C0002023,0000040B]

Bits	Description
63	<b>Valid.</b> Reset: 1. 1=A valid CntP field is present in this register. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.
62	<b>CntP.</b> Reset: 1. 1=A valid threshold counter is present. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.
61	<b>Locked.</b> Reset: 0. 1=Writes to this register are ignored. This bit is set by BIOS to indicate that this register is not available for OS use. BIOS should set this bit if ThresholdIntType is set to SMI. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.
60	<b>IntP.</b> Reset: 1. 1=ThresholdIntType can be used to generate interrupts. 0=ThresholdIntType and interrupt generation are not supported. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   ~MCA::L2::MCA_MISC0_L2[Locked]) ? Read-write : Read-only.
59:56	Reserved.
55:52	<b>LvtOffset.</b> Reset: 0. One per die. For error thresholding interrupts, specifies the address of the LVT entry in the APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see

	Core::X86::Apic::ExtendedInterruptLvtEntries). AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   ~MCA::L2::MCA_MISC0_L2[Locked]) ? Read-write : Read-only.
51	<b>CntEn</b> . Reset: 0. 1=Count thresholding errors. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   ~MCA::L2::MCA_MISC0_L2[Locked]) ? Read-write : Read-only.
50:49	<b>ThresholdIntType</b> . Reset: Cold,0. Specifies the type of interrupt signaled when Ovrflw is set and IntP==1. 00b = No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]). 10b = SMI trigger event. 11b = Reserved. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   ~MCA::L2::MCA_MISC0_L2[Locked]) ? Read-write : Read-only.
48	<b>Ovrflw</b> . Reset: Cold,0. Set by hardware when ErrCnt transitions from FFEh to FFFh. When this field is set, ErrCnt no longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is generated. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   ~MCA::L2::MCA_MISC0_L2[Locked]) ? Read-write : Read-only.
47:44	Reserved.
43:32	<b>ErrCnt</b> . Reset: Cold,0. This is written by software to set the starting value of the error counter. This is incremented by hardware when errors are logged. When this counter overflows, it stays at FFFh (no rollover). The threshold value, written by software, is (FFFh - the desired error count (the number of errors necessary in order for an interrupt to be taken)); the desired error count of 0 (a write value of FFFh) is not supported. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   ~MCA::L2::MCA_MISC0_L2[Locked]) ? Read-write : Read-only.
31:24	<b>BlkPtr</b> . Read-write. Reset: 1. 00h=Extended MISC MSR block is not valid. 01h=Extended MSR block is valid.
23:0	Reserved.

**MSRC000\_2024 [L2 Machine Check Configuration] (MCA\_CONFIG\_L2)**

Reset: 0000\_0000\_0000\_0025h.

Controls configuration of the associated machine check bank.

MCA::L2::MCA\_CONFIG\_L2\_lthree[1:0]\_core[3:0]\_inst2\_aliasMSR; MSRC0002024

Bits	Description
63:39	Reserved.
38:37	<b>DeferredIntType</b> . Read-write. Reset: 0. Specifies the type of interrupt signaled when a deferred error is logged. 00b = No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[DeferredLvtOffset]). 10b = SMI trigger event. 11b = Reserved.
36:35	Reserved.
34	<b>LogDeferredInMcaStat</b> . Read-write. Reset: 0. Init: BIOS,1h. 1=Log deferred errors in MCA::L2::MCA_STATUS_L2 and MCA::L2::MCA_ADDR_L2 in addition to MCA::L2::MCA_DESTAT_L2 and MCA::L2::MCA_DEADDR_L2. 0=Only log deferred errors in MCA::L2::MCA_DESTAT_L2 and MCA::L2::MCA_DEADDR_L2. This bit does not affect logging of deferred errors in MCA::L2::MCA_SYND_L2, MCA::L2::MCA_MISC0_L2.
33	Reserved.
32	<b>McaXEnable</b> . Read-write. Reset: 0. Init: BIOS,1h. Check: 1h. 1=Software has acknowledged support for the MCAX feature set. 0=Software has not acknowledged support for the MCAX feature set. All uncorrected and fatal errors will cause an ErrorEvent packet to be generated. Deferred error interrupts are configured via Core::X86::Msr::McaIntrCfg.
31:6	Reserved.
5	<b>DeferredIntTypeSupported</b> . Read-only. Reset: 1. 1=MCA::L2::MCA_CONFIG_L2[DeferredIntType] controls the type of interrupt generated on a deferred error. Deferred errors are supported in this bank

	only if MCA::L2::MCA_CONFIG_L2[DeferredErrorLoggingSupported]=1.
4:3	Reserved.
2	<b>DeferredErrorLoggingSupported.</b> Read-only. Reset: 1. 1=Deferred errors are supported in this MCA bank, and MCA::L2::MCA_CONFIG_L2[LogDeferredInMcaStat] controls the logging behavior of these errors. MCA::L2::MCA_DESTAT_L2 and MCA::L2::MCA_DEADDR_L2 are supported in this MCA bank. 0=Deferred errors are not supported in this bank.
1	Reserved.
0	<b>McaX.</b> Read-only. Reset: 1. 1=This bank provides Machine Check Architecture Extensions. Up to 4 additional MISC registers (MISC1-MISC4) are supported. MCA::L2::MCA_MISC0_L2[BlkPtr] indicates the presence of the additional MISC registers, but is not used to determine their MSR numbers. Deferred error interrupt type is specifiable by MCA bank. MCA::L2::MCA_STATUS_L2[TCC] is present.

**MSRC000\_2025 [L2 IP Identification] (MCA\_IPID\_L2)**

Reset: 0002\_00B0\_0000\_0000h.

The MCA::L2::MCA\_IPID\_L2 register is used by software to determine what IP type and revision is associated with the MCA bank.

MCA::L2::MCA\_IPID\_L2\_lthree[1:0]\_core[3:0]\_inst2\_aliasMSR; MSRC0002025

Bits	Description
63:48	<b>McaType.</b> Read-only. Reset: 0002h. The McaType of the MCA bank within this IP.
47:44	Reserved.
43:32	<b>HardwareID.</b> Read-only. Reset: 0B0h. The Hardware ID of the IP associated with this MCA bank.
31:0	<b>InstanceId.</b> Read-write. Reset: 0. The instance ID of this IP. This is initialized to a unique ID per instance of this register.

**MSRC000\_2026 [L2 Machine Check Syndrome Thread 0] (MCA\_SYND\_L2)**

Read-write, Volatile. Reset: 0000\_0000\_0000\_0000h.

Logs physical location information associated with error in MCA::L2::MCA\_STATUS\_L2 Thread 0

MCA::L2::MCA\_SYND\_L2\_lthree[1:0]\_core[3:0]\_thread[1:0]\_inst2\_aliasMSR; MSRC0002026

Bits	Description
63:49	Reserved.
48:32	<b>Syndrome.</b> Read-write, Volatile. Reset: Cold,0. Contains the syndrome, if any, associated with the error logged in MCA::L2::MCA_STATUS_L2. The low-order bit of the syndrome is stored in bit 0, and the syndrome has a length specified by MCA::L2::MCA_SYND_L2[Length]. The Syndrome field is only valid when MCA::L2::MCA_SYND_L2[Length] is not 0.
31:27	Reserved.
26:24	<b>ErrorPriority.</b> Read-write, Volatile. Reset: Cold,0. Encodes the priority of the error logged in MCA::L2::MCA_SYND_L2. 3'b0 = No error; 3'b1 = Reserved; 3'b10 = Corrected Error; 3'b11 = Deferred Error; 3'b100 = Uncorrected Error; 3'b101 = Fatal Error; all others reserved.
23:18	<b>Length.</b> Read-write, Volatile. Reset: Cold,0. Specifies the length in bits of the syndrome contained in MCA::L2::MCA_SYND_L2[Syndrome]. A value of 0 indicates that there is no valid syndrome in MCA::L2::MCA_SYND_L2. For example, a syndrome length of 9 means that MCA::L2::MCA_SYND_L2[Syndrome] bits [8:0] contains a valid syndrome.
17:0	<b>ErrorInformation.</b> Read-write, Volatile. Reset: Cold,0. Contains error-specific information about the location of the error. Decoding is available in Table 34 [MCA_SYND_L2 Register].

**MSRC000\_2028 [L2 Machine Check Deferred Error Status Thread 0] (MCA\_DESTAT\_L2)**

Read-write, Volatile. Reset: 0000\_0000\_0000\_0000h.

Holds status information for the first deferred error seen in this bank.

MCA::L2::MCA\_DESTAT\_L2\_lthree[1:0]\_core[3:0]\_thread[1:0]\_inst2\_aliasMSR; MSRC0002028

Bits	Description
63	<b>Val.</b> Read-write, Volatile. Reset: Cold,0. 1=A valid error has been detected (whether it is enabled or not).



62	<b>Overflow.</b> Read-write, Volatile. Reset: Cold, 0. 1=An error was detected while the valid bit (Val) was set; at least one error was not logged. Overflow is set independently of whether the existing error is overwritten. (See the section on overwrite priorities.)
61:59	Reserved.
58	<b>AddrV.</b> Read-write, Volatile. Reset: Cold, 0. 1=MCA::L2::MCA_DEADDR_L2 contains address information associated with the error.
57:54	Reserved.
53	<b>SyndV.</b> Read-write, Volatile. Reset: Cold, 0. 1=This error logged information in MCA::L2::MCA_SYND_L2. If MCA::L2::MCA_SYND_L2[ErrorPriority] is the same as the priority of the error in MCA::L2::MCA_STATUS_L2, then the information in MCA::L2::MCA_SYND_L2 is associated with the error in MCA::L2::MCA_DESTAT_L2.
52:45	Reserved.
44	<b>Deferred.</b> Read-write, Volatile. Reset: Cold, 0. 1=A deferred error was created. A deferred error is the result of an uncorrectable data error which did not immediately cause a processor exception; poison is created and an exception is deferred until the poison data is consumed.
43:0	Reserved.

### MSRC000\_2029 [L2 Deferred Error Address Thread 0] (MCA\_DEADDR\_L2)

Reset: 0000\_0000\_0000\_0000h.

The MCA::L2::MCA\_DEADDR\_L2 register stores the address associated with the error in MCA::L2::MCA\_DESTAT\_L2. The register is only meaningful if MCA::L2::MCA\_DESTAT\_L2[Val]=1 and MCA::L2::MCA\_DESTAT\_L2[AddrV]=1. The lowest valid bit of the address is defined by MCA::L2::MCA\_DEADDR\_L2[LSB].

MCA::L2::MCA\_DEADDR\_L2\_lthree[1:0]\_core[3:0]\_thread[1:0]\_inst2\_aliasMSR; MSRC0002029

Bits	Description
63:62	Reserved. Read-write. Reset: Cold, 0.
61:56	<b>LSB.</b> Read-write, Volatile. Reset: Cold, 0. Specifies the least significant valid bit of the address contained in MCA::L2::MCA_DEADDR_L2[ErrorAddr]. A value of 0 indicates that MCA::L2::MCA_DEADDR_L2[55:0] contains a valid byte address. A value of 6 indicates that MCA::L2::MCA_DEADDR_L2[55:6] contains a valid cache line address and that MCA::L2::MCA_DEADDR_L2[5:0] are not part of the address and should be ignored by error handling software. A value of 12 indicates that MCA::L2::MCA_DEADDR_L2[55:12] contain a valid 4KB memory page and that MCA::L2::MCA_DEADDR_L2[11:0] should be ignored by error handling software.
55:0	<b>ErrorAddr.</b> Read-write, Volatile. Reset: Cold, 0. Contains the address, if any, associated with the error logged in MCA::L2::MCA_DESTAT_L2. The lowest-order valid bit of the address is specified in MCA::L2::MCA_DEADDR_L2[LSB].

### MSRC001\_0402 [L2 Machine Check Control Mask] (MCA\_CTL\_MASK\_L2)

Read-write. Reset: 0000\_0000\_0000\_0000h.

Inhibit detection of an error source.

MCA::L2::MCA\_CTL\_MASK\_L2\_lthree[1:0]\_core[3:0]\_inst2\_aliasMSR; MSRC0010402

Bits	Description
63:4	Reserved.
3	<b>Hwa.</b> Read-write. Reset: 0. Init: BIOS, 1. Hardware Assert Error.
2	<b>Data.</b> Read-write. Reset: 0. L2M Data Array ECC Error.
1	<b>Tag.</b> Read-write. Reset: 0. L2M Tag or State Array ECC Error.
0	<b>MultiHit.</b> Read-write. Reset: 0. L2M Tag Multiple-Way-Hit error.

#### 3.2.1.3.1 L2 Error Decode Tables

Table 33: MCA\_ADDR\_L2 Register

Error Type	Bits	Description
MultiHit	[55:48]	Reserved
	[47:6]	Physical Address
	[5:0]	Reserved
Tag	[55:48]	Reserved
	[47:6]	Physical Address
	[5:0]	Reserved
Data	[55:48]	Reserved
	[47:6]	Physical Address
	[5:0]	Reserved
Hwa	[31:0]	Reserved

Table 34: MCA\_SYND\_L2 Register

Error Type	Bits	Description
MultiHit	[17:8]	Index
	[7:0]	One-hot way vector
Tag	[17:13]	Reserved
	[12:3]	Index
	[2:0]	Way
Data	[17:15]	Reserved
	[14:5]	Index
	[4:3]	Quarter-line
	[2:0]	Way
Hwa	[17:0]	Reserved

Table 35: MCA\_STATUS\_L2[ErrorCodeExt] Decode

Error Type	Bits	Description
MultiHit	[6:0]	0h
Tag	[6:0]	1h
Data	[6:0]	2h
Hwa	[6:0]	3h

### 3.2.1.4 DE

#### MSR0000\_040C [DE Machine Check Control] (MCA\_CTL\_DE)

Read-write. Reset: 0000_0000_0000_0000h.	
0=Disables error reporting for the corresponding error. 1=Enables error reporting via machine check exception for the corresponding error. The MCA::DE::MCA_CTL_DE register must be enabled by the corresponding enable bit in Core::X86::Msr::MCG_CTL. Does not affect error detection, correction, or logging.	
MCA::DE::MCA_CTL_DE_lthree[1:0]_core[3:0]_inst3_alias[MSR,MSRLEGACY]; MSR[C0002030,0000040C]	
Bits	Description
63:9	Reserved.
8	<b>OCBQ</b> . Read-write. Reset: 0. Micro-op buffer parity error.
7	<b>UcSeq</b> . Read-write. Reset: 0. Patch RAM sequencer parity error.
6	<b>UcDat</b> . Read-write. Reset: 0. Patch RAM data parity error.
5	<b>Faq</b> . Read-write. Reset: 0. Fetch address FIFO parity error.

4	<b>Idq</b> . Read-write. Reset: 0. Instruction dispatch queue parity error.
3	<b>UopQ</b> . Read-write. Reset: 0. Micro-op queue parity error.
2	<b>Ibq</b> . Read-write. Reset: 0. Instruction buffer parity error.
1	<b>OcDat</b> . Read-write. Reset: 0. Micro-op cache data parity error.
0	<b>OcTag</b> . Read-write. Reset: 0. Micro-op cache tag parity error.

**MSR0000\_040D [DE Machine Check Status Thread 0] (MCA\_STATUS\_DE)**

Reset: 0000\_0000\_0000\_0000h.

Logs information associated with errors.

MCA::DE::MCA\_STATUS\_DE\_ithree[1:0]\_core[3:0]\_thread[1:0]\_inst3\_alias[MSR,MSRLEGACY]; MSR[C0002031,0000040D]

Bits	Description
63	<b>Val</b> . Reset: Cold,0. 1=A valid error has been detected. This bit should be cleared by software after the register has been read. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
62	<b>Overflow</b> . Reset: Cold,0. 1=An error was detected while the valid bit (Val) was set; at least one error was not logged. Overflow is set independently of whether the existing error is overwritten. See 3.1.8 [Machine Check Errors]. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
61	<b>UC</b> . Reset: Cold,0. 1=The error was not corrected by hardware. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
60	<b>En</b> . Reset: Cold,0. 1=MCA error reporting is enabled for this error, as indicated by the corresponding bit in MCA::DE::MCA_CTL_DE. This bit is a copy of bit in MCA::DE::MCA_CTL_DE for this error. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
59	<b>MiscV</b> . Reset: Cold,0. 1=Valid thresholding in MCA::DE::MCA_MISC0_DE. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
58	<b>AddrV</b> . Reset: Cold,0. 1=MCA::DE::MCA_ADDR_DE contains address information associated with the error. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
57	<b>PCC</b> . Reset: Cold,0. 1=Hardware context held by the processor may have been corrupted. Continued operation of the system may have unpredictable results. The error is not recoverable or survivable, and the system should be reinitialized. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
56	<b>ErrCoreIdVal</b> . Reset: Cold,0. 1=The ErrCoreId field is valid. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
55	<b>TCC</b> . Reset: Cold,0. 0=The thread which consumed the error can be restarted reliably at the instruction pointer address pushed onto the exception handler stack if any uncorrected error has been corrected by software. 1=The thread which consumed the error is not restartable and must be terminated. Only meaningful when MCA::DE::MCA_STATUS_DE[PCC]=0. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
54	Reserved.
53	<b>SyndV</b> . Reset: Cold,0. 1=This error logged information in MCA::DE::MCA_SYND_DE. If MCA::DE::MCA_SYND_DE[ErrorPriority] is the same as the priority of the error in

	MCA::DE::MCA_STATUS_DE, then the information in MCA::DE::MCA_SYND_DE is associated with the error in MCA::DE::MCA_STATUS_DE.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
52:47	Reserved.
46	<b>CECC</b> . Reset: Cold,0. 1=The error was a correctable ECC error according to the restrictions of the ECC algorithm. UC indicates whether the error was actually corrected by the processor.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
45	<b>UECC</b> . Reset: Cold,0. 1=The error was an uncorrectable ECC error according to the restrictions of the ECC algorithm. UC indicates whether the error was actually corrected by the processor.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
44	<b>Deferred</b> . Reset: Cold,0. 1=A deferred error was created. A deferred error is the result of an uncorrectable data error which did not immediately cause a processor exception; an exception is deferred until the erroneous data is consumed.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
43	<b>Poison</b> . Reset: Cold,0. 1=The error was the result of attempting to consume poisoned data.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
42:38	Reserved.
37:32	<b>ErrCoreId</b> . Reset: Cold,0. When ErrCoreIdVal=1 this field indicates which core within the processor is associated with the error; Otherwise this field is reserved.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
31:22	Reserved.
21:16	<b>ErrorCodeExt</b> . Reset: Cold,0. Extended Error Code. This field is used to identify the error type for root cause analysis. This field indicates which bit position in MCA::DE::MCA_CTL_DE enables error reporting for the logged error.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
15:0	<b>ErrorCode</b> . Reset: Cold,0. Error code for this error. See 3.1.13 [Error Codes] for details on decoding this field.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.

**MSR0000\_040E [DE Machine Check Address Thread 0] (MCA\_ADDR\_DE)**

Reset: 0000\_0000\_0000\_0000h.

MCA::DE::MCA\_ADDR\_DE stores an address and other information associated with the error in MCA::DE::MCA\_STATUS\_DE. The register is only meaningful if MCA::DE::MCA\_STATUS\_DE[Val]=1 and MCA::DE::MCA\_STATUS\_DE[AddrV]=1.

MCA::DE::MCA\_ADDR\_DE\_1three[1:0]\_core[3:0]\_thread[1:0]\_inst3\_alias[MSR,MSRLEGACY]; MSR[C0002032,0000040E]

Bits	Description
63:62	Reserved. Read-write. Reset: Cold,0.
61:56	<b>LSB</b> . Read-write, Volatile. Reset: Cold,0. Specifies the least significant valid bit of the address contained in MCA::DE::MCA_ADDR_DE[ErrorAddr]. A value of 0 indicates that MCA::DE::MCA_ADDR_DE[55:0] contains a valid byte address. A value of 6 indicates that MCA::DE::MCA_ADDR_DE[55:6] contains a valid cache line address and that MCA::DE::MCA_ADDR_DE[5:0] are not part of the address and should be ignored by error handling software. A value of 12 indicates that MCA::DE::MCA_ADDR_DE[55:12] contain a valid 4KB

	memory page and that MCA::DE::MCA_ADDR_DE[11:0] should be ignored by error handling software.
55:0	<b>ErrorAddr.</b> Read-write, Volatile. Reset: Cold, 0. Unless otherwise specified by an error, contains the address associated with the error logged in MCA::DE::MCA_STATUS_DE. For physical addresses, the most significant bit is given by Core::X86::Cpuid::LongModeInfo[PhysAddrSize].

**MSR0000\_040F [DE Machine Check Miscellaneous 0 Thread 0] (MCA\_MISC0\_DE)**

Reset: D000_0000_0100_0000h.	
Log miscellaneous information associated with errors.	
MCA::DE::MCA_MISC0_DE_lthree[1:0]_core[3:0]_thread[1:0]_inst3_alias[MSR,MSRLEGACY]; MSR[C0002033,0000040F]	
Bits	Description
63	<b>Valid.</b> Reset: 1. 1=A valid CntP field is present in this register. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.
62	<b>CntP.</b> Reset: 1. 1=A valid threshold counter is present. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.
61	<b>Locked.</b> Reset: 0. 1=Writes to this register are ignored. This bit is set by BIOS to indicate that this register is not available for OS use. BIOS should set this bit if ThresholdIntType is set to SMI. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.
60	<b>IntP.</b> Reset: 1. 1=ThresholdIntType can be used to generate interrupts. 0=ThresholdIntType and interrupt generation are not supported. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   ~MCA::DE::MCA_MISC0_DE[Locked]) ? Read-write : Read-only.
59:56	Reserved.
55:52	<b>LvtOffset.</b> Reset: 0. One per die. For error thresholding interrupts, specifies the address of the LVT entry in the APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see Core::X86::Apic::ExtendedInterruptLvtEntries). AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   ~MCA::DE::MCA_MISC0_DE[Locked]) ? Read-write : Read-only.
51	<b>CntEn.</b> Reset: 0. 1=Count thresholding errors. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   ~MCA::DE::MCA_MISC0_DE[Locked]) ? Read-write : Read-only.
50:49	<b>ThresholdIntType.</b> Reset: Cold, 0. Specifies the type of interrupt signaled when Ovrflw is set and IntP==1. 00b = No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]). 10b = SMI trigger event. 11b = Reserved. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   ~MCA::DE::MCA_MISC0_DE[Locked]) ? Read-write : Read-only.
48	<b>Ovrflw.</b> Reset: Cold, 0. Set by hardware when ErrCnt transitions from FFEh to FFFh. When this field is set, ErrCnt no longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is generated. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   ~MCA::DE::MCA_MISC0_DE[Locked]) ? Read-write : Read-only.
47:44	Reserved.
43:32	<b>ErrCnt.</b> Reset: Cold, 0. This is written by software to set the starting value of the error counter. This is incremented by hardware when errors are logged. When this counter overflows, it stays at FFFh (no rollover). The threshold value, written by software, is (FFFh - the desired error count (the number of errors necessary in order for an interrupt to be taken)); the desired error count of 0 (a write value of FFFh) is not supported. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   ~MCA::DE::MCA_MISC0_DE[Locked]) ? Read-write : Read-only.
31:24	<b>BlkPtr.</b> Read-write. Reset: 1. 00h=Extended MISC MSR block is not valid. 01h=Extended MSR block is valid.

23:0	Reserved.
------	-----------

### MSRC000\_2034 [DE Machine Check Configuration] (MCA\_CONFIG\_DE)

Reset: 0000_0002_0000_0021h.	
Controls configuration of the associated machine check bank.	
MCA::DE::MCA_CONFIG_DE_lthree[1:0]_core[3:0]_inst3_aliasMSR; MSRC0002034	
Bits	Description
63:39	Reserved.
38:37	<b>DeferredIntType</b> . Read-write. Reset: 0. Specifies the type of interrupt signaled when a deferred error is logged. 00b = No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[DeferredLvtOffset]). 10b = SMI trigger event. 11b = Reserved.
36:34	Reserved.
33	Reserved. Read-write. Reset: 1.
32	<b>McaXEnable</b> . Read-write. Reset: 0. Init: BIOS, 1h. Check: 1h. 1=Software has acknowledged support for the MCAX feature set. 0=Software has not acknowledged support for the MCAX feature set. All uncorrected and fatal errors will cause an ErrorEvent packet to be generated. Deferred error interrupts are configured via Core::X86::Msr::McaIntrCfg.
31:6	Reserved.
5	<b>DeferredIntTypeSupported</b> . Read-only. Reset: 1. 1=MCA::DE::MCA_CONFIG_DE[DeferredIntType] controls the type of interrupt generated on a deferred error. Deferred errors are supported in this bank only if MCA::DE::MCA_CONFIG_DE[DeferredErrorLoggingSupported]=1.
4:3	Reserved.
2	<b>DeferredErrorLoggingSupported</b> . Read-only. Reset: 0. 1=Deferred errors are supported in this MCA bank, and the LogDeferredInMcaStat field in this register controls the logging behavior of these errors. MCA_DESTAT and MCA_DEADDR are supported in this MCA bank. 0=Deferred errors are not supported in this bank.
1	Reserved.
0	<b>McaX</b> . Read-only. Reset: 1. 1=This bank provides Machine Check Architecture Extensions. Up to 4 additional MISC registers (MISC1-MISC4) are supported. MCA::DE::MCA_MISC0_DE[BlkPtr] indicates the presence of the additional MISC registers, but is not used to determine their MSR numbers. Deferred error interrupt type is specifiable by MCA bank. MCA::DE::MCA_STATUS_DE[TCC] is present.

### MSRC000\_2035 [DE IP Identification] (MCA\_IPID\_DE)

Reset: 0003_00B0_0000_0000h.	
The MCA::DE::MCA_IPID_DE register is used by software to determine what IP type and revision is associated with the MCA bank.	
MCA::DE::MCA_IPID_DE_lthree[1:0]_core[3:0]_inst3_aliasMSR; MSRC0002035	
Bits	Description
63:48	<b>McaType</b> . Read-only. Reset: 0003h. The McaType of the MCA bank within this IP.
47:44	Reserved.
43:32	<b>HardwareID</b> . Read-only. Reset: 0B0h. The Hardware ID of the IP associated with this MCA bank.
31:0	<b>InstanceId</b> . Read-write. Reset: 0. The instance ID of this IP. This is initialized to a unique ID per instance of this register.

### MSRC000\_2036 [DE Machine Check Syndrome Thread 0] (MCA\_SYND\_DE)

Read-write, Volatile. Reset: 0000_0000_0000_0000h.	
Logs physical location information associated with error in MCA::DE::MCA_STATUS_DE Thread 0	
MCA::DE::MCA_SYND_DE_lthree[1:0]_core[3:0]_thread[1:0]_inst3_aliasMSR; MSRC0002036	
Bits	Description
63:33	Reserved.

32	<b>Syndrome.</b> Read-write, Volatile. Reset: Cold, 0. Contains the syndrome, if any, associated with the error logged in MCA::DE::MCA_STATUS_DE. The low-order bit of the syndrome is stored in bit 0, and the syndrome has a length specified by MCA::DE::MCA_SYND_DE[Length]. The Syndrome field is only valid when MCA::DE::MCA_SYND_DE[Length] is not 0.
31:27	Reserved.
26:24	<b>ErrorPriority.</b> Read-write, Volatile. Reset: Cold, 0. Encodes the priority of the error logged in MCA::DE::MCA_SYND_DE. 3'b0 = No error; 3'b1 = Reserved; 3'b10 = Corrected Error; 3'b11 = Deferred Error; 3'b100 = Uncorrected Error; 3'b101 = Fatal Error; all others reserved.
23:18	<b>Length.</b> Read-write, Volatile. Reset: Cold, 0. Specifies the length in bits of the syndrome contained in MCA::DE::MCA_SYND_DE[Syndrome]. A value of 0 indicates that there is no valid syndrome in MCA::DE::MCA_SYND_DE. For example, a syndrome length of 9 means that MCA::DE::MCA_SYND_DE[Syndrome] bits [8:0] contains a valid syndrome.
17:0	<b>ErrorInformation.</b> Read-write, Volatile. Reset: Cold, 0. Contains error-specific information about the location of the error. Decoding is available in Table 37 [MCA_SYND_DE Register].

### MSRC001\_0403 [DE Machine Check Control Mask] (MCA\_CTL\_MASK\_DE)

Read-write. Reset: 0000_0000_0000_0000h.	
Inhibit detection of an error source.	
MCA::DE::MCA_CTL_MASK_DE_lthree[1:0]_core[3:0]_inst3_aliasMSR; MSRC0010403	
Bits	Description
63:9	Reserved.
8	<b>OCBQ.</b> Read-write. Reset: 0. Micro-op buffer parity error.
7	<b>UcSeq.</b> Read-write. Reset: 0. Patch RAM sequencer parity error.
6	<b>UcDat.</b> Read-write. Reset: 0. Patch RAM data parity error.
5	<b>Faq.</b> Read-write. Reset: 0. Fetch address FIFO parity error.
4	<b>Idq.</b> Read-write. Reset: 0. Instruction dispatch queue parity error.
3	<b>UopQ.</b> Read-write. Reset: 0. Micro-op queue parity error.
2	<b>Ibq.</b> Read-write. Reset: 0. Instruction buffer parity error.
1	<b>OcDat.</b> Read-write. Reset: 0. Micro-op cache data parity error.
0	<b>OcTag.</b> Read-write. Reset: 0. Micro-op cache tag parity error.

#### 3.2.1.4.1 DE Error Decode Tables

Table 36: MCA\_ADDR\_DE Register

Error Type	Bits	Description
OcTag	[55:0]	Reserved
OcDat	[55:0]	Reserved
Ibq	[55:0]	Reserved
UopQ	[55:0]	Reserved
Idq	[55:0]	Reserved
Faq	[55:0]	Reserved
UcDat	[55:0]	Reserved
UcSeq	[55:0]	Reserved
OCBQ	[55:0]	Reserved

Table 37: MCA\_SYND\_DE Register

Error Type	Bits	Description
OcTag	[17:16]	Reserved

	[15:8] [7:0]	Index Way
OcDat	[17:16] [15:8] [7:0]	Reserved Index Way
Ibq	[17:0]	Reserved
UopQ	[17:0]	Reserved
Idq	[17:0]	Reserved
Faq	[17:0]	Reserved
UcDat	[17:0]	Reserved
UcSeq	[17:0]	Reserved
OCBQ	[17:0]	Reserved

Table 38: MCA\_STATUS\_DE[ErrorCodeExt] Decode

Error Type	Bits	Description
OcTag	[6:0]	0h
OcDat	[6:0]	1h
Ibq	[6:0]	2h
UopQ	[6:0]	3h
Idq	[6:0]	4h
Faq	[6:0]	5h
UcDat	[6:0]	6h
UcSeq	[6:0]	7h
OCBQ	[6:0]	8h

### 3.2.1.5 EX

#### MSR0000\_0414 [EX Machine Check Control] (MCA\_CTL\_EX)

Read-write. Reset: 0000_0000_0000_0000h.	
0=Disables error reporting for the corresponding error. 1=Enables error reporting via machine check exception for the corresponding error. The MCA::EX::MCA_CTL_EX register must be enabled by the corresponding enable bit in Core::X86::Msr::MCG_CTL. Does not affect error detection, correction, or logging.	
MCA::EX::MCA_CTL_EX_lthree[1:0]_core[3:0]_inst5_alias[MSR,MSRLEGACY]; MSR[C0002050,00000414]	
Bits	Description
63:11	Reserved.
10	<b>BBQ</b> . Read-write. Reset: 0. Branch buffer queue parity error.
9	<b>SQ</b> . Read-write. Reset: 0. Scheduling queue parity error.
8	<b>STATQ</b> . Read-write. Reset: 0. Retire status queue parity error.
7	<b>RETDISP</b> . Read-write. Reset: 0. Retire dispatch queue parity error.
6	<b>CHKPTQ</b> . Read-write. Reset: 0. CHKPTQ. Checkpoint queue parity error.
5	<b>PLDAL</b> . Read-write. Reset: 0. EX payload parity error.
4	<b>PLDAG</b> . Read-write. Reset: 0. Address generator payload parity error.
3	<b>IDRF</b> . Read-write. Reset: 0. Immediate displacement register file parity error.
2	<b>FRF</b> . Read-write. Reset: 0. Flag register file parity error.
1	<b>PRF</b> . Read-write. Reset: 0. Physical register file parity error.
0	<b>WDT</b> . Read-write. Reset: 0. Watchdog Timeout error.

#### MSR0000\_0415 [EX Machine Check Status Thread 0] (MCA\_STATUS\_EX)



Reset: 0000_0000_0000_0000h.	
Logs information associated with errors.	
MCA::EX::MCA_STATUS_EX_1three[1:0]_core[3:0]_thread[1:0]_inst5_alias[MSR,MSRLEGACY]; MSR[C0002051,00000415]	
Bits	Description
63	<b>Val.</b> Reset: Cold,0. 1=A valid error has been detected. This bit should be cleared by software after the register has been read. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
62	<b>Overflow.</b> Reset: Cold,0. 1=An error was detected while the valid bit (Val) was set; at least one error was not logged. Overflow is set independently of whether the existing error is overwritten. See 3.1.8 [Machine Check Errors]. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
61	<b>UC.</b> Reset: Cold,0. 1=The error was not corrected by hardware. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
60	<b>En.</b> Reset: Cold,0. 1=MCA error reporting is enabled for this error, as indicated by the corresponding bit in MCA::EX::MCA_CTL_EX. This bit is a copy of bit in MCA::EX::MCA_CTL_EX for this error. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
59	<b>MiscV.</b> Reset: Cold,0. 1=Valid thresholding in MCA::EX::MCA_MISC0_EX. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
58	<b>AddrV.</b> Reset: Cold,0. 1=MCA::EX::MCA_ADDR_EX contains address information associated with the error. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
57	<b>PCC.</b> Reset: Cold,0. 1=Hardware context held by the processor may have been corrupted. Continued operation of the system may have unpredictable results. The error is not recoverable or survivable, and the system should be reinitialized. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
56	<b>ErrCoreIdVal.</b> Reset: Cold,0. 1=The ErrCoreId field is valid. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
55	<b>TCC.</b> Reset: Cold,0. 0=The thread which consumed the error can be restarted reliably at the instruction pointer address pushed onto the exception handler stack if any uncorrected error has been corrected by software. 1=The thread which consumed the error is not restartable and must be terminated. Only meaningful when MCA::EX::MCA_STATUS_EX[PCC]=0. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
54	Reserved.
53	<b>SyndV.</b> Reset: Cold,0. 1=This error logged information in MCA::EX::MCA_SYND_EX. If MCA::EX::MCA_SYND_EX[ErrorPriority] is the same as the priority of the error in MCA::EX::MCA_STATUS_EX, then the information in MCA::EX::MCA_SYND_EX is associated with the error in MCA::EX::MCA_STATUS_EX. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
52:47	Reserved.
46	<b>CECC.</b> Reset: Cold,0. 1=The error was a correctable ECC error according to the restrictions of the ECC algorithm. UC indicates whether the error was actually corrected by the processor.

	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
45	<b>UECC</b> . Reset: Cold,0. 1=The error was an uncorrectable ECC error according to the restrictions of the ECC algorithm. UC indicates whether the error was actually corrected by the processor. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
44	<b>Deferred</b> . Reset: Cold,0. 1=A deferred error was created. A deferred error is the result of an uncorrectable data error which did not immediately cause a processor exception; an exception is deferred until the erroneous data is consumed. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
43	<b>Poison</b> . Reset: Cold,0. 1=The error was the result of attempting to consume poisoned data. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
42:38	Reserved.
37:32	<b>ErrCoreId</b> . Reset: Cold,0. When ErrCoreIdVal=1 this field indicates which core within the processor is associated with the error; Otherwise this field is reserved. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
31:22	Reserved.
21:16	<b>ErrorCodeExt</b> . Reset: Cold,0. Extended Error Code. This field is used to identify the error type for root cause analysis. This field indicates which bit position in MCA::EX::MCA_CTL_EX enables error reporting for the logged error. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
15:0	<b>ErrorCode</b> . Reset: Cold,0. Error code for this error. See 3.1.13 [Error Codes] for details on decoding this field. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.

**MSR0000\_0416 [EX Machine Check Address Thread 0] (MCA\_ADDR\_EX)**

Read-only. Reset: 0000\_0000\_0000\_0000h.

MCA::EX::MCA\_ADDR\_EX stores an address and other information associated with the error in MCA::EX::MCA\_STATUS\_EX. The register is only meaningful if MCA::EX::MCA\_STATUS\_EX[Val]=1 and MCA::EX::MCA\_STATUS\_EX[AddrV]=1.

MCA::EX::MCA\_ADDR\_EX\_1three[1:0]\_core[3:0]\_thread[1:0]\_inst5\_alias[MSR,MSRLEGACY]; MSR[C0002052,00000416]

Bits	Description
63:62	Reserved.
61:56	<b>LSB</b> . Read-only. Reset: Cold,0. Specifies the least significant valid bit of the address contained in MCA::EX::MCA_ADDR_EX[ErrorAddr]. A value of 0 indicates that MCA::EX::MCA_ADDR_EX[55:0] contains a valid byte address. A value of 6 indicates that MCA::EX::MCA_ADDR_EX[55:6] contains a valid cache line address and that MCA::EX::MCA_ADDR_EX[5:0] are not part of the address and should be ignored by error handling software. A value of 12 indicates that MCA::EX::MCA_ADDR_EX[55:12] contain a valid 4KB memory page and that MCA::EX::MCA_ADDR_EX[11:0] should be ignored by error handling software.
55:0	<b>ErrorAddr</b> . Read-only. Reset: Cold,0. Contains the address, if any, associated with the error logged in MCA::EX::MCA_STATUS_EX.

**MSR0000\_0417 [EX Machine Check Miscellaneous 0 Thread 0] (MCA\_MISC0\_EX)**

Reset: D000\_0000\_0100\_0000h.

Log miscellaneous information associated with errors.	
MCA::EX::MCA_MISC0_EX_lthree[1:0]_core[3:0]_thread[1:0]_inst5_alias[MSR,MSRLEGACY]; MSR[C0002053,00000417]	
Bits	Description
63	<b>Valid.</b> Reset: 1. 1=A valid CntP field is present in this register. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.
62	<b>CntP.</b> Reset: 1. 1=A valid threshold counter is present. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.
61	<b>Locked.</b> Reset: 0. 1=Writes to this register are ignored. This bit is set by BIOS to indicate that this register is not available for OS use. BIOS should set this bit if ThresholdIntType is set to SMI. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.
60	<b>IntP.</b> Reset: 1. 1=ThresholdIntType can be used to generate interrupts. 0=ThresholdIntType and interrupt generation are not supported. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   ~MCA::EX::MCA_MISC0_EX[Locked]) ? Read-write : Read-only.
59:56	Reserved.
55:52	<b>LvtOffset.</b> Reset: 0. One per die. For error thresholding interrupts, specifies the address of the LVT entry in the APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see Core::X86::Apic::ExtendedInterruptLvtEntries). AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   ~MCA::EX::MCA_MISC0_EX[Locked]) ? Read-write : Read-only.
51	<b>CntEn.</b> Reset: 0. 1=Count thresholding errors. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   ~MCA::EX::MCA_MISC0_EX[Locked]) ? Read-write : Read-only.
50:49	<b>ThresholdIntType.</b> Reset: Cold,0. Specifies the type of interrupt signaled when Ovrflw is set and IntP==1. 00b = No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]). 10b = SMI trigger event. 11b = Reserved. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   ~MCA::EX::MCA_MISC0_EX[Locked]) ? Read-write : Read-only.
48	<b>Ovrflw.</b> Reset: Cold,0. Set by hardware when ErrCnt transitions from FFEh to FFFh. When this field is set, ErrCnt no longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is generated. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   ~MCA::EX::MCA_MISC0_EX[Locked]) ? Read-write : Read-only.
47:44	Reserved.
43:32	<b>ErrCnt.</b> Reset: Cold,0. This is written by software to set the starting value of the error counter. This is incremented by hardware when errors are logged. When this counter overflows, it stays at FFFh (no rollover). The threshold value, written by software, is (FFFh - the desired error count (the number of errors necessary in order for an interrupt to be taken)); the desired error count of 0 (a write value of FFFh) is not supported. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   ~MCA::EX::MCA_MISC0_EX[Locked]) ? Read-write : Read-only.
31:24	<b>BlkPtr.</b> Read-write. Reset: 1. 00h=Extended MISC MSR block is not valid. 01h=Extended MSR block is valid.
23:0	Reserved.

**MSRC000\_2054 [EX Machine Check Configuration] (MCA\_CONFIG\_EX)**

Reset: 0000_0002_0000_0021h.	
Controls configuration of the associated machine check bank.	
MCA::EX::MCA_CONFIG_EX_lthree[1:0]_core[3:0]_inst5_aliasMSR; MSRC0002054	
Bits	Description
63:39	Reserved.

38:37	<b>DeferredIntType</b> . Read-write. Reset: 0. Specifies the type of interrupt signaled when a deferred error is logged. 00b = No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[DeferredLvtOffset]). 10b = SMI trigger event. 11b = Reserved.
36:34	Reserved.
33	Reserved. Read-write. Reset: 1.
32	<b>McaXEnable</b> . Read-write. Reset: 0. Init: BIOS,1h. Check: 1h. 1=Software has acknowledged support for the MCAX feature set. 0=Software has not acknowledged support for the MCAX feature set. All uncorrected and fatal errors will cause an ErrorEvent packet to be generated. Deferred error interrupts are configured via Core::X86::Msr::McaIntrCfg.
31:6	Reserved.
5	<b>DeferredIntTypeSupported</b> . Read-only. Reset: 1. 1=MCA::EX::MCA_CONFIG_EX[DeferredIntType] controls the type of interrupt generated on a deferred error. Deferred errors are supported in this bank only if MCA::EX::MCA_CONFIG_EX[DeferredErrorLoggingSupported]=1.
4:3	Reserved.
2	<b>DeferredErrorLoggingSupported</b> . Read-only. Reset: 0. 1=Deferred errors are supported in this MCA bank, and the LogDeferredInMcaStat field in this register controls the logging behavior of these errors. MCA_DESTAT and MCA_DEADDR are supported in this MCA bank. 0=Deferred errors are not supported in this bank.
1	Reserved.
0	<b>McaX</b> . Read-only. Reset: 1. 1=This bank provides Machine Check Architecture Extensions. Up to 4 additional MISC registers (MISC1-MISC4) are supported. MCA::EX::MCA_MISC0_EX[BlkPtr] indicates the presence of the additional MISC registers, but is not used to determine their MSR numbers. Deferred error interrupt type is specifiable by MCA bank. MCA::EX::MCA_STATUS_EX[TCC] is present.

**MSRC000\_2055 [EX IP Identification] (MCA\_IPID\_EX)**

Reset: 0005_00B0_0000_0000h.	
The MCA::EX::MCA_IPID_EX register is used by software to determine what IP type and revision is associated with the MCA bank.	
MCA::EX::MCA_IPID_EX_lthree[1:0]_core[3:0]_inst5_aliasMSR; MSRC0002055	
Bits	Description
63:48	<b>McaType</b> . Read-only. Reset: 0005h. The McaType of the MCA bank within this IP.
47:44	Reserved.
43:32	<b>HardwareID</b> . Read-only. Reset: 0B0h. The Hardware ID of the IP associated with this MCA bank.
31:0	<b>InstanceId</b> . Read-write. Reset: 0. The instance ID of this IP. This is initialized to a unique ID per instance of this register.

**MSRC000\_2056 [EX Machine Check Syndrome Thread 0] (MCA\_SYND\_EX)**

Read-write, Volatile. Reset: 0000_0000_0000_0000h.	
Logs physical location information associated with error in MCA::EX::MCA_STATUS_EX Thread 0	
MCA::EX::MCA_SYND_EX_lthree[1:0]_core[3:0]_thread[1:0]_inst5_aliasMSR; MSRC0002056	
Bits	Description
63:33	Reserved.
32	<b>Syndrome</b> . Read-write, Volatile. Reset: Cold,0. Contains the syndrome, if any, associated with the error logged in MCA::EX::MCA_STATUS_EX. The low-order bit of the syndrome is stored in bit 0, and the syndrome has a length specified by MCA::EX::MCA_SYND_EX[Length]. The Syndrome field is only valid when MCA::EX::MCA_SYND_EX[Length] is not 0.
31:27	Reserved.
26:24	<b>ErrorPriority</b> . Read-write, Volatile. Reset: Cold,0. Encodes the priority of the error logged in MCA::EX::MCA_SYND_EX. 3'b0 = No error; 3'b1 = Reserved; 3'b10 = Corrected Error; 3'b11 = Deferred Error; 3'b100 = Uncorrected Error; 3'b101 = Fatal Error; all others reserved.

23:18	<b>Length.</b> Read-write, Volatile. Reset: Cold, 0. Specifies the length in bits of the syndrome contained in MCA::EX::MCA_SYND_EX[Syndrome]. A value of 0 indicates that there is no valid syndrome in MCA::EX::MCA_SYND_EX. For example, a syndrome length of 9 means that MCA::EX::MCA_SYND_EX[Syndrome] bits [8:0] contains a valid syndrome.
17:0	<b>Error Information.</b> Read-write, Volatile. Reset: Cold, 0. Contains error-specific information about the location of the error. Decoding is available in Table 40 [MCA_SYND_EX Register].

### MSRC001\_0405 [EX Machine Check Control Mask] (MCA\_CTL\_MASK\_EX)

Read-write. Reset: 0000_0000_0000_0000h.	
Inhibit detection of an error source.	
MCA::EX::MCA_CTL_MASK_EX_lthree[1:0]_core[3:0]_inst5_aliasMSR; MSRC0010405	
Bits	Description
63:11	Reserved.
10	<b>BBQ.</b> Read-write. Reset: 0. Branch buffer queue parity error.
9	<b>SQ.</b> Read-write. Reset: 0. Scheduling queue parity error.
8	<b>STATQ.</b> Read-write. Reset: 0. Retire status queue parity error.
7	<b>RETDISP.</b> Read-write. Reset: 0. Retire dispatch queue parity error.
6	<b>CHKPTQ.</b> Read-write. Reset: 0. CHKPTQ. Checkpoint queue parity error.
5	<b>PLDAL.</b> Read-write. Reset: 0. EX payload parity error.
4	<b>PLDAG.</b> Read-write. Reset: 0. Address generator payload parity error.
3	<b>IDRF.</b> Read-write. Reset: 0. Immediate displacement register file parity error.
2	<b>FRF.</b> Read-write. Reset: 0. Flag register file parity error.
1	<b>PRF.</b> Read-write. Reset: 0. Physical register file parity error.
0	<b>WDT.</b> Read-write. Reset: 0. Watchdog Timeout error.

#### 3.2.1.5.1 EX Error Decode Tables

Table 39: MCA\_ADDR\_EX Register

Error Type	Bits	Description
WDT	55:49] [48:0]	Reserved RIP of thread triggering the watchdog timeout
PRF	[55:0]	Reserved
FRF	[55:0]	Reserved
IDRF	[55:0]	Reserved
PLDAG	[55:0]	Reserved
PLDAL	[55:0]	Reserved
CHKPTQ	[55:0]	Reserved
RETDISP	[55:0]	Reserved
STATQ	[55:0]	Reserved
SQ	[55:0]	Reserved
BBQ	[55:0]	Reserved

Table 40: MCA\_SYND\_EX Register

Error Type	Bits	Description
WDT	[17:0]	Reserved
PRF	[17:0]	Reserved
FRF	[17:4]	Reserved

	[3:0]	Reserved
IDRF	[17:6] [5:4] [3:0]	Reserved Reserved Reserved
PLDAG	[17:2] [1:0]	Reserved Reserved
PLDAL	[17:4] [3:0]	Reserved Reserved
CHKPTQ	[17:4] [3:2] [1:0]	Reserved Reserved Reserved
RETDISP	[17:2] [1:0]	Reserved Reserved
STATQ	[17:0]	Reserved
SQ	[17:6] [5:0]	Reserved Reserved
BBQ	[17:6] [5:0]	Reserved Reserved

Table 41: MCA\_STATUS\_EX[ErrorCodeExt] Decode

Error Type	Bits	Description
WDT	[6:0]	0h
PRF	[6:0]	1h
FRF	[6:0]	2h
IDRF	[6:0]	3h
PLDAG	[6:0]	4h
PLDAL	[6:0]	5h
CHKPTQ	[6:0]	6h
RETDISP	[6:0]	7h
STATQ	[6:0]	8h
SQ	[6:0]	9h
BBQ	[6:0]	Ah

### 3.2.1.6 FP

#### MSR0000\_0418 [FP Machine Check Control] (MCA\_CTL\_FP)

Read-write. Reset: 0000\_0000\_0000\_0000h.

0=Disables error reporting for the corresponding error. 1=Enables error reporting via machine check exception for the corresponding error. The MCA::FP::MCA\_CTL\_FP register must be enabled by the corresponding enable bit in Core::X86::Msr::MCG\_CTL. Does not affect error detection, correction, or logging.

MCA::FP::MCA\_CTL\_FP\_lthree[1:0]\_core[3:0]\_inst6\_alias[MSR,MSRLEGACY]; MSR[C0002060,00000418]

Bits	Description
63:7	Reserved.
6	<b>HWA</b> . Read-write. Reset: 0. Hardware assertion.
5	<b>SRF</b> . Read-write. Reset: 0. Status register file (SRF) parity error.
4	<b>RQ</b> . Read-write. Reset: 0. Retire queue (RQ) parity error.
3	<b>NSQ</b> . Read-write. Reset: 0. NSQ parity error.

2	<b>SCH.</b> Read-write. Reset: 0. Schedule queue parity error.
1	<b>FL.</b> Read-write. Reset: 0. Freelist (FL) parity error.
0	<b>PRF.</b> Read-write. Reset: 0. Physical register file (PRF) parity error.

**MSR0000\_0419 [FP Machine Check Status Thread 0] (MCA\_STATUS\_FP)**

Reset: 0000_0000_0000_0000h.	
Logs information associated with errors.	
MCA::FP::MCA_STATUS_FP_lthree[1:0]_core[3:0]_thread[1:0]_inst6_alias[MSR,MSRLEGACY]; MSR[C0002061,00000419]	
Bits	Description
63	<b>Val.</b> Reset: Cold,0. 1=A valid error has been detected. This bit should be cleared by software after the register has been read. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
62	<b>Overflow.</b> Reset: Cold,0. 1=An error was detected while the valid bit (Val) was set; at least one error was not logged. Overflow is set independently of whether the existing error is overwritten. See 3.1.8 [Machine Check Errors]. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
61	<b>UC.</b> Reset: Cold,0. 1=The error was not corrected by hardware. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
60	<b>En.</b> Reset: Cold,0. 1=MCA error reporting is enabled for this error, as indicated by the corresponding bit in MCA::FP::MCA_CTL_FP. This bit is a copy of bit in MCA::FP::MCA_CTL_FP for this error. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
59	<b>MiscV.</b> Reset: Cold,0. 1=Valid thresholding in MCA::FP::MCA_MISC0_FP. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
58	<b>AddrV.</b> Reset: Cold,0. 1=MCA::FP::MCA_ADDR_FP contains address information associated with the error. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
57	<b>PCC.</b> Reset: Cold,0. 1=Hardware context held by the processor may have been corrupted. Continued operation of the system may have unpredictable results. The error is not recoverable or survivable, and the system should be reinitialized. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
56	<b>ErrCoreIdVal.</b> Reset: Cold,0. 1=The ErrCoreId field is valid. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
55	<b>TCC.</b> Reset: Cold,0. 0=The thread which consumed the error can be restarted reliably at the instruction pointer address pushed onto the exception handler stack if any uncorrected error has been corrected by software. 1=The thread which consumed the error is not restartable and must be terminated. Only meaningful when MCA::FP::MCA_STATUS_FP[PCC]=0. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
54	Reserved.
53	<b>SyndV.</b> Reset: Cold,0. 1=This error logged information in MCA::FP::MCA_SYND_FP. If MCA::FP::MCA_SYND_FP[ErrorPriority] is the same as the priority of the error in MCA::FP::MCA_STATUS_FP, then the information in MCA::FP::MCA_SYND_FP is associated with the error in MCA::FP::MCA_STATUS_FP.

	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
52:47	Reserved.
46	<b>CECC</b> . Reset: Cold,0. 1=The error was a correctable ECC error according to the restrictions of the ECC algorithm. UC indicates whether the error was actually corrected by the processor. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
45	<b>UECC</b> . Reset: Cold,0. 1=The error was an uncorrectable ECC error according to the restrictions of the ECC algorithm. UC indicates whether the error was actually corrected by the processor. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
44	<b>Deferred</b> . Reset: Cold,0. 1=A deferred error was created. A deferred error is the result of an uncorrectable data error which did not immediately cause a processor exception; an exception is deferred until the erroneous data is consumed. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
43	<b>Poison</b> . Reset: Cold,0. 1=The error was the result of attempting to consume poisoned data. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
42:38	Reserved.
37:32	<b>ErrCoreId</b> . Reset: Cold,0. When ErrCoreIdVal=1 this field indicates which core within the processor is associated with the error; Otherwise this field is reserved. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
31:22	Reserved.
21:16	<b>ErrorCodeExt</b> . Reset: Cold,0. Extended Error Code. This field is used to identify the error type for root cause analysis. This field indicates which bit position in MCA::FP::MCA_CTL_FP enables error reporting for the logged error. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
15:0	<b>ErrorCode</b> . Reset: Cold,0. Error code for this error. See 3.1.13 [Error Codes] for details on decoding this field. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.

**MSR0000\_041A [FP Machine Check Address Thread 0] (MCA\_ADDR\_FP)**

Read-only. Reset: 0000_0000_0000_0000h.	
MCA::FP::MCA_ADDR_FP stores an address and other information associated with the error in MCA::FP::MCA_STATUS_FP. The register is only meaningful if MCA::FP::MCA_STATUS_FP[Val]=1 and MCA::FP::MCA_STATUS_FP[AddrV]=1.	
MCA::FP::MCA_ADDR_FP_three[1:0]_core[3:0]_thread[1:0]_inst6_alias[MSR,MSRLEGACY]; MSR[C0002062,0000041A]	
Bits	Description
63:62	Reserved.
61:56	<b>LSB</b> . Read-only. Reset: Cold,0. Specifies the least significant valid bit of the address contained in MCA::FP::MCA_ADDR_FP[ErrorAddr]. A value of 0 indicates that MCA::FP::MCA_ADDR_FP[55:0] contains a valid byte address. A value of 6 indicates that MCA::FP::MCA_ADDR_FP[55:6] contains a valid cache line address and that MCA::FP::MCA_ADDR_FP[5:0] are not part of the address and should be ignored by error handling software. A value of 12 indicates that MCA::FP::MCA_ADDR_FP[55:12] contain a valid 4KB memory page and that MCA::FP::MCA_ADDR_FP[11:0] should be ignored by error handling software.
55:0	<b>ErrorAddr</b> . Read-only. Reset: Cold,0. Contains the address, if any, associated with the error logged in



	MCA::FP::MCA_STATUS_FP.
--	-------------------------

### MSR0000\_041B [FP Machine Check Miscellaneous 0 Thread 0] (MCA\_MISC0\_FP)

Reset: D000_0000_0100_0000h.	
Log miscellaneous information associated with errors.	
MCA::FP::MCA_MISC0_FP_lthree[1:0]_core[3:0]_thread[1:0]_inst6_alias[MSR,MSRLEGACY]; MSR[C0002063,0000041B]	
Bits	Description
63	<b>Valid.</b> Reset: 1. 1=A valid CntP field is present in this register. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.
62	<b>CntP.</b> Reset: 1. 1=A valid threshold counter is present. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.
61	<b>Locked.</b> Reset: 0. 1=Writes to this register are ignored. This bit is set by BIOS to indicate that this register is not available for OS use. BIOS should set this bit if ThresholdIntType is set to SMI. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.
60	<b>IntP.</b> Reset: 1. 1=ThresholdIntType can be used to generate interrupts. 0=ThresholdIntType and interrupt generation are not supported. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   ~MCA::FP::MCA_MISC0_FP[Locked]) ? Read-write : Read-only.
59:56	Reserved.
55:52	<b>LvtOffset.</b> Reset: 0. One per die. For error thresholding interrupts, specifies the address of the LVT entry in the APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see Core::X86::Apic::ExtendedInterruptLvtEntries). AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   ~MCA::FP::MCA_MISC0_FP[Locked]) ? Read-write : Read-only.
51	<b>CntEn.</b> Reset: 0. 1=Count thresholding errors. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   ~MCA::FP::MCA_MISC0_FP[Locked]) ? Read-write : Read-only.
50:49	<b>ThresholdIntType.</b> Reset: Cold,0. Specifies the type of interrupt signaled when Ovrflw is set and IntP==1. 00b = No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]). 10b = SMI trigger event. 11b = Reserved. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   ~MCA::FP::MCA_MISC0_FP[Locked]) ? Read-write : Read-only.
48	<b>Ovrflw.</b> Reset: Cold,0. Set by hardware when ErrCnt transitions from FFEh to FFFh. When this field is set, ErrCnt no longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is generated. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   ~MCA::FP::MCA_MISC0_FP[Locked]) ? Read-write : Read-only.
47:44	Reserved.
43:32	<b>ErrCnt.</b> Reset: Cold,0. This is written by software to set the starting value of the error counter. This is incremented by hardware when errors are logged. When this counter overflows, it stays at FFFh (no rollover). The threshold value, written by software, is (FFFh - the desired error count (the number of errors necessary in order for an interrupt to be taken)); the desired error count of 0 (a write value of FFFh) is not supported. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   ~MCA::FP::MCA_MISC0_FP[Locked]) ? Read-write : Read-only.
31:24	<b>BlkPtr.</b> Read-write. Reset: 1. 00h=Extended MISC MSR block is not valid. 01h=Extended MSR block is valid.
23:0	Reserved.

### MSRC000\_2064 [FP Machine Check Configuration] (MCA\_CONFIG\_FP)

Reset: 0000_0002_0000_0021h.	
------------------------------	--

Controls configuration of the associated machine check bank.	
MCA::FP::MCA_CONFIG_FP_lthree[1:0]_core[3:0]_inst6_aliasMSR; MSRC0002064	
Bits	Description
63:39	Reserved.
38:37	<b>DeferredIntType</b> . Read-write. Reset: 0. Specifies the type of interrupt signaled when a deferred error is logged. 00b = No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[DeferredLvtOffset]). 10b = SMI trigger event. 11b = Reserved.
36:34	Reserved.
33	Reserved. Read-write. Reset: 1.
32	<b>McaXEnable</b> . Read-write. Reset: 0. Init: BIOS, 1h. Check: 1h. 1=Software has acknowledged support for the MCAX feature set. 0=Software has not acknowledged support for the MCAX feature set. All uncorrected and fatal errors will cause an ErrorEvent packet to be generated. Deferred error interrupts are configured via Core::X86::Msr::McaIntrCfg.
31:6	Reserved.
5	<b>DeferredIntTypeSupported</b> . Read-only. Reset: 1. 1=MCA::FP::MCA_CONFIG_FP[DeferredIntType] controls the type of interrupt generated on a deferred error. Deferred errors are supported in this bank only if MCA::FP::MCA_CONFIG_FP[DeferredErrorLoggingSupported]=1.
4:3	Reserved.
2	<b>DeferredErrorLoggingSupported</b> . Read-only. Reset: 0. 1=Deferred errors are supported in this MCA bank, and the LogDeferredInMcaStat field in this register controls the logging behavior of these errors. MCA_DESTAT and MCA_DEADDR are supported in this MCA bank. 0=Deferred errors are not supported in this bank.
1	Reserved.
0	<b>McaX</b> . Read-only. Reset: 1. 1=This bank provides Machine Check Architecture Extensions. Up to 4 additional MISC registers (MISC1-MISC4) are supported. MCA::FP::MCA_MISC0_FP[BlkPtr] indicates the presence of the additional MISC registers, but is not used to determine their MSR numbers. Deferred error interrupt type is specifiable by MCA bank. MCA::FP::MCA_STATUS_FP[TCC] is present.

**MSRC000\_2065 [FP IP Identification] (MCA\_IPID\_FP)**

Reset: 0006_00B0_0000_0000h.	
The MCA::FP::MCA_IPID_FP register is used by software to determine what IP type and revision is associated with the MCA bank.	
MCA::FP::MCA_IPID_FP_lthree[1:0]_core[3:0]_inst6_aliasMSR; MSRC0002065	
Bits	Description
63:48	<b>McaType</b> . Read-only. Reset: 0006h. The McaType of the MCA bank within this IP.
47:44	Reserved.
43:32	<b>HardwareID</b> . Read-only. Reset: 0B0h. The Hardware ID of the IP associated with this MCA bank.
31:0	<b>InstanceId</b> . Read-write. Reset: 0. The instance ID of this IP. This is initialized to a unique ID per instance of this register.

**MSRC000\_2066 [FP Machine Check Syndrome Thread 0] (MCA\_SYND\_FP)**

Read-write, Volatile. Reset: 0000_0000_0000_0000h.	
Logs physical location information associated with error in MCA::FP::MCA_STATUS_FP Thread 0	
MCA::FP::MCA_SYND_FP_lthree[1:0]_core[3:0]_thread[1:0]_inst6_aliasMSR; MSRC0002066	
Bits	Description
63:33	Reserved.
32	<b>Syndrome</b> . Read-write, Volatile. Reset: Cold, 0. Contains the syndrome, if any, associated with the error logged in MCA::FP::MCA_STATUS_FP. The low-order bit of the syndrome is stored in bit 0, and the syndrome has a length specified by MCA::FP::MCA_SYND_FP[Length]. The Syndrome field is only valid when MCA::FP::MCA_SYND_FP[Length] is not 0.
31:27	Reserved.

26:24	<b>ErrorPriority.</b> Read-write, Volatile. Reset: Cold, 0. Encodes the priority of the error logged in MCA::FP::MCA_SYND_FP. 3'b0 = No error; 3'b1 = Reserved; 3'b10 = Corrected Error; 3'b11 = Deferred Error; 3'b100 = Uncorrected Error; 3'b101 = Fatal Error; all others reserved.
23:18	<b>Length.</b> Read-write, Volatile. Reset: Cold, 0. Specifies the length in bits of the syndrome contained in MCA::FP::MCA_SYND_FP[Syndrome]. A value of 0 indicates that there is no valid syndrome in MCA::FP::MCA_SYND_FP. For example, a syndrome length of 9 means that MCA::FP::MCA_SYND_FP[Syndrome] bits [8:0] contains a valid syndrome.
17:0	<b>ErrorInformation.</b> Read-write, Volatile. Reset: Cold, 0. Contains error-specific information about the location of the error. Decoding is available in Table 43 [MCA_SYND_FP Register].

#### MSRC001\_0406 [FP Machine Check Control Mask] (MCA\_CTL\_MASK\_FP)

Read-write. Reset: 0000_0000_0000_0000h.	
Inhibit detection of an error source.	
MCA::FP::MCA_CTL_MASK_FP_lthree[1:0]_core[3:0]_inst6_aliasMSR; MSRC0010406	
Bits	Description
63:7	Reserved.
6	<b>HWA.</b> Read-write. Reset: 0. Init: BIOS, 1. Hardware assertion.
5	<b>SRF.</b> Read-write. Reset: 0. Status register file (SRF) parity error.
4	<b>RQ.</b> Read-write. Reset: 0. Retire queue (RQ) parity error.
3	<b>NSQ.</b> Read-write. Reset: 0. NSQ parity error.
2	<b>SCH.</b> Read-write. Reset: 0. Schedule queue parity error.
1	<b>FL.</b> Read-write. Reset: 0. Freelist (FL) parity error.
0	<b>PRF.</b> Read-write. Reset: 0. Physical register file (PRF) parity error.

### 3.2.1.6.1 FP Error Decode Tables

Table 42: MCA\_ADDR\_FP Register

Error Type	Bits	Description
PRF	[55:0]	Reserved
FL	[55:0]	Reserved
SCH	[55:0]	Reserved
NSQ	[55:0]	Reserved
RQ	[55:0]	Reserved
SRF	[55:0]	Reserved
HWA	[55:0]	Reserved

Table 43: MCA\_SYND\_FP Register

Error Type	Bits	Description
PRF	[17:0]	Reserved
FL	[17:0]	Reserved
SCH	[17:0]	Reserved
NSQ	[17:0]	Reserved
RQ	[17:0]	Reserved
SRF	[17:0]	Reserved
HWA	[17:0]	Reserved

Table 44: MCA\_STATUS\_FP[ErrorCodeExt] Decode

Error Type	Bits	Description
PRF	[6:0]	0h
FL	[6:0]	1h
SCH	[6:0]	2h
NSQ	[6:0]	3h
RQ	[6:0]	4h
SRF	[6:0]	5h
HWA	[6:0]	6h

### 3.2.2 L3 Cache

#### MSR0000\_041C [L3 Machine Check Control] (MCA\_CTL\_L3)

Read-write. Reset: 0000_0000_0000_0000h.	
0=Disables error reporting for the corresponding error. 1=Enables error reporting via machine check exception for the corresponding error. The MCA::L3::MCA_CTL_L3 register must be enabled by the corresponding enable bit in Core::X86::Msr::MCG_CTL. Does not affect error detection, correction, or logging.	
MCA::L3::MCA_CTL_L3_ccx0_inst[10:7]_aliasMSRLEGACY; MSR0000_04[28,24,20,1C]	
MCA::L3::MCA_CTL_L3_ccx1_inst[10:7]_aliasMSRLEGACY; MSR0000_04[38,34,30,2C]	
MCA::L3::MCA_CTL_L3_ccx0_inst[10:7]_aliasMSR; MSRC000_20[A:7]0	
MCA::L3::MCA_CTL_L3_ccx1_inst[10:7]_aliasMSR; MSRC000_20[E:B]0	
Bits	Description
63:8	Reserved.
7	<b>Hwa</b> . Read-write. Reset: 0. L3 Hardware Assertion.
6	<b>XiVictimQueue</b> . Read-write. Reset: 0. L3 Victim Queue Parity Error.
5	<b>SdpParity</b> . Read-write. Reset: 0. SDP Parity Error from XI.
4	<b>DataArray</b> . Read-write. Reset: 0. L3M Data ECC Error.
3	<b>MultiHitTag</b> . Read-write. Reset: 0. L3M Tag Multi-way-hit Error.
2	<b>Tag</b> . Read-write. Reset: 0. L3M Tag ECC Error.
1	<b>MultiHitShadowTag</b> . Read-write. Reset: 0. Shadow Tag Macro Multi-way-hit Error.
0	<b>ShadowTag</b> . Read-write. Reset: 0. Shadow Tag Macro ECC Error.

#### MSR0000\_041D [L3 Machine Check Status ] (MCA\_STATUS\_L3)

Reset: 0000_0000_0000_0000h.	
Logs information associated with errors.	
MCA::L3::MCA_STATUS_L3_ccx0_inst[10:7]_aliasMSRLEGACY; MSR0000_04[29,25,21,1D]	
MCA::L3::MCA_STATUS_L3_ccx1_inst[10:7]_aliasMSRLEGACY; MSR0000_04[39,35,31,2D]	
MCA::L3::MCA_STATUS_L3_ccx0_inst[10:7]_aliasMSR; MSRC000_20[A:7]1	
MCA::L3::MCA_STATUS_L3_ccx1_inst[10:7]_aliasMSR; MSRC000_20[E:B]1	
Bits	Description
63	<b>Val</b> . Reset: Cold,0. 1=A valid error has been detected. This bit should be cleared by software after the register has been read. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
62	<b>Overflow</b> . Reset: Cold,0. 1=An error was detected while the valid bit (Val) was set; at least one error was not logged. Overflow is set independently of whether the existing error is overwritten. See 3.1.8 [Machine Check Errors]. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
61	<b>UC</b> . Reset: Cold,0. 1=The error was not corrected by hardware. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.

60	<b>En.</b> Reset: Cold,0. 1=MCA error reporting is enabled for this error, as indicated by the corresponding bit in MCA::L3::MCA_CTL_L3. This bit is a copy of bit in MCA::L3::MCA_CTL_L3 for this error. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
59	<b>MiscV.</b> Reset: Cold,0. 1=Valid thresholding in MCA::L3::MCA_MISC0_L3. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
58	<b>AddrV.</b> Reset: Cold,0. 1=MCA::L3::MCA_ADDR_L3 contains address information associated with the error. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
57	<b>PCC.</b> Reset: Cold,0. 1=Hardware context held by the processor may have been corrupted. Continued operation of the system may have unpredictable results. The error is not recoverable or survivable, and the system should be reinitialized. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
56	<b>ErrCoreIdVal.</b> Reset: Cold,0. 1=The ErrCoreId field is valid. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
55	<b>TCC.</b> Reset: Cold,0. 0=The thread which consumed the error can be restarted reliably at the instruction pointer address pushed onto the exception handler stack if any uncorrected error has been corrected by software. 1=The thread which consumed the error is not restartable and must be terminated. Only meaningful when MCA::L3::MCA_STATUS_L3[PCC]=0. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
54	Reserved.
53	<b>SyndV.</b> Reset: Cold,0. 1=This error logged information in MCA::L3::MCA_SYND_L3. If MCA::L3::MCA_SYND_L3[ErrorPriority] is the same as the priority of the error in MCA::L3::MCA_STATUS_L3, then the information in MCA::L3::MCA_SYND_L3 is associated with the error in MCA::L3::MCA_STATUS_L3. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
52:47	Reserved.
46	<b>CECC.</b> Reset: Cold,0. 1=The error was a correctable ECC error according to the restrictions of the ECC algorithm. UC indicates whether the error was actually corrected by the processor. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
45	<b>UECC.</b> Reset: Cold,0. 1=The error was an uncorrectable ECC error according to the restrictions of the ECC algorithm. UC indicates whether the error was actually corrected by the processor. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
44	<b>Deferred.</b> Reset: Cold,0. 1=A deferred error was created. A deferred error is the result of an uncorrectable data error which did not immediately cause a processor exception; an exception is deferred until the erroneous data is consumed. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
43	<b>Poison.</b> Reset: Cold,0. 1=The error was the result of attempting to consume poisoned data. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
42:38	Reserved.
37:32	<b>ErrCoreId.</b> Reset: Cold,0. When ErrCoreIdVal=1 this field indicates which core within the processor is

	associated with the error; Otherwise this field is reserved.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
31:22	Reserved.
21:16	<b>ErrorCodeExt.</b> Reset: Cold,0. Extended Error Code. This field is used to identify the error type for root cause analysis. This field indicates which bit position in MCA::L3::MCA_CTL_L3 enables error reporting for the logged error.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
15:0	<b>ErrorCode.</b> Reset: Cold,0. Error code for this error. See 3.1.13 [Error Codes] for details on decoding this field.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.

**MSR0000\_041E [L3 Machine Check Address ] (MCA\_ADDR\_L3)**

Reset: 0000_0000_0000_0000h.	
MCA::L3::MCA_ADDR_L3 stores an address and other information associated with the error in MCA::L3::MCA_STATUS_L3. The register is only meaningful if MCA::L3::MCA_STATUS_L3[Val]=1 and MCA::L3::MCA_STATUS_L3[AddrV]=1.	
MCA::L3::MCA_ADDR_L3_ccx0_inst[10:7]_aliasMSRLEGACY; MSR0000_04[2A,26,22,1E]	
MCA::L3::MCA_ADDR_L3_ccx1_inst[10:7]_aliasMSRLEGACY; MSR0000_04[3A,36,32,2E]	
MCA::L3::MCA_ADDR_L3_ccx0_inst[10:7]_aliasMSR; MSRC000_20[A:7]2	
MCA::L3::MCA_ADDR_L3_ccx1_inst[10:7]_aliasMSR; MSRC000_20[E:B]2	
Bits	Description
63:62	Reserved. Read-write. Reset: Cold,0.
61:56	<b>LSB.</b> Read-write, Volatile. Reset: Cold,0. Specifies the least significant valid bit of the address contained in MCA::L3::MCA_ADDR_L3[ErrorAddr]. A value of 0 indicates that MCA::L3::MCA_ADDR_L3[55:0] contains a valid byte address. A value of 6 indicates that MCA::L3::MCA_ADDR_L3[55:6] contains a valid cache line address and that MCA::L3::MCA_ADDR_L3[5:0] are not part of the address and should be ignored by error handling software. A value of 12 indicates that MCA::L3::MCA_ADDR_L3[55:12] contain a valid 4KB memory page and that MCA::L3::MCA_ADDR_L3[11:0] should be ignored by error handling software.
55:0	<b>ErrorAddr.</b> Read-write, Volatile. Reset: Cold,0. Unless otherwise specified by an error, contains the address associated with the error logged in MCA::L3::MCA_STATUS_L3. For physical addresses, the most significant bit is given by Core::X86::Cpuid::LongModeInfo[PhysAddrSize].

**MSR0000\_041F [L3 Machine Check Miscellaneous 0 ] (MCA\_MISC0\_L3)**

Reset: D000_0000_0100_0000h.	
Log miscellaneous information associated with errors.	
MCA::L3::MCA_MISC0_L3_ccx0_inst[10:7]_aliasMSRLEGACY; MSR0000_04[2B,27,23,1F]	
MCA::L3::MCA_MISC0_L3_ccx1_inst[10:7]_aliasMSRLEGACY; MSR0000_04[3B,37,33,2F]	
MCA::L3::MCA_MISC0_L3_ccx0_inst[10:7]_aliasMSR; MSRC000_20[A:7]3	
MCA::L3::MCA_MISC0_L3_ccx1_inst[10:7]_aliasMSR; MSRC000_20[E:B]3	
Bits	Description
63	<b>Valid.</b> Reset: 1. 1=A valid CntP field is present in this register. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.
62	<b>CntP.</b> Reset: 1. 1=A valid threshold counter is present. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.
61	<b>Locked.</b> Reset: 0. 1=Writes to this register are ignored. This bit is set by BIOS to indicate that this register is not available for OS use. BIOS should set this bit if ThresholdIntType is set to SMI. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.
60	<b>IntP.</b> Reset: 1. 1=ThresholdIntType can be used to generate interrupts. 0=ThresholdIntType and interrupt generation are not supported.

	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   ~MCA::L3::MCA_MISC0_L3[Locked]) ? Read-write : Read-only.
59:56	Reserved.
55:52	<b>LvtOffset</b> . Reset: 0. One per die. For error thresholding interrupts, specifies the address of the LVT entry in the APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see Core::X86::Apic::ExtendedInterruptLvtEntries). AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   ~MCA::L3::MCA_MISC0_L3[Locked]) ? Read-write : Read-only.
51	<b>CntEn</b> . Reset: 0. 1=Count thresholding errors. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   ~MCA::L3::MCA_MISC0_L3[Locked]) ? Read-write : Read-only.
50:49	<b>ThresholdIntType</b> . Reset: Cold,0. Specifies the type of interrupt signaled when Ovrflw is set and IntP==1. 00b = No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]). 10b = SMI trigger event. 11b = Reserved. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   ~MCA::L3::MCA_MISC0_L3[Locked]) ? Read-write : Read-only.
48	<b>Ovrflw</b> . Reset: Cold,0. Set by hardware when ErrCnt transitions from FFEh to FFFh. When this field is set, ErrCnt no longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is generated. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   ~MCA::L3::MCA_MISC0_L3[Locked]) ? Read-write : Read-only.
47:44	Reserved.
43:32	<b>ErrCnt</b> . Reset: Cold,0. This is written by software to set the starting value of the error counter. This is incremented by hardware when errors are logged. When this counter overflows, it stays at FFFh (no rollover). The threshold value, written by software, is (FFFh - the desired error count (the number of errors necessary in order for an interrupt to be taken)); the desired error count of 0 (a write value of FFFh) is not supported. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   ~MCA::L3::MCA_MISC0_L3[Locked]) ? Read-write : Read-only.
31:24	<b>BlkPtr</b> . Read-write. Reset: 1. 00h=Extended MISC MSR block is not valid. 01h=Extended MSR block is valid.
23:0	Reserved.

**MSRC000\_2074 [L3 Machine Check Configuration] (MCA\_CONFIG\_L3)**

Reset: 0000_0000_0000_0025h.	
Controls configuration of the associated machine check bank.	
MCA::L3::MCA_CONFIG_L3_ccx0_inst[10:7]_aliasMSR; MSRC000_20[A:7]4	
MCA::L3::MCA_CONFIG_L3_ccx1_inst[10:7]_aliasMSR; MSRC000_20[E:B]4	
Bits	Description
63:39	Reserved.
38:37	<b>DeferredIntType</b> . Read-write. Reset: 0. Specifies the type of interrupt signaled when a deferred error is logged. 00b = No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[DeferredLvtOffset]). 10b = SMI trigger event. 11b = Reserved.
36:35	Reserved.
34	<b>LogDeferredInMcaStat</b> . Read-write. Reset: 0. Init: BIOS,1h. 1=Log deferred errors in MCA::L3::MCA_STATUS_L3 and MCA::L3::MCA_ADDR_L3 in addition to MCA::L3::MCA_DESTAT_L3 and MCA::L3::MCA_DEADDR_L3. 0=Only log deferred errors in MCA::L3::MCA_DESTAT_L3 and MCA::L3::MCA_DEADDR_L3. This bit does not affect logging of deferred errors in MCA::L3::MCA_SYND_L3, MCA::L3::MCA_MISC0_L3.
33	Reserved.
32	<b>McaXEnable</b> . Read-write. Reset: 0. Init: BIOS,1h. Check: 1h. 1=Software has acknowledged support

	for the MCAX feature set. 0=Software has not acknowledged support for the MCAX feature set. All uncorrected and fatal errors will cause an ErrorEvent packet to be generated. Deferred error interrupts are configured via Core::X86::Msr::McaIntrCfg.
31:6	Reserved.
5	<b>DeferredIntTypeSupported.</b> Read-only. Reset: 1. 1=MCA::L3::MCA_CONFIG_L3[DeferredIntType] controls the type of interrupt generated on a deferred error. Deferred errors are supported in this bank only if MCA::L3::MCA_CONFIG_L3[DeferredErrorLoggingSupported]=1.
4:3	Reserved.
2	<b>DeferredErrorLoggingSupported.</b> Read-only. Reset: 1. 1=Deferred errors are supported in this MCA bank, and MCA::L3::MCA_CONFIG_L3[LogDeferredInMcaStat] controls the logging behavior of these errors. MCA::L3::MCA_DESTAT_L3 and MCA::L3::MCA_DEADDR_L3 are supported in this MCA bank. 0=Deferred errors are not supported in this bank.
1	Reserved.
0	<b>McaX.</b> Read-only. Reset: 1. 1=This bank provides Machine Check Architecture Extensions. Up to 4 additional MISC registers (MISC1-MISC4) are supported. MCA::L3::MCA_MISC0_L3[BlkPtr] indicates the presence of the additional MISC registers, but is not used to determine their MSR numbers. Deferred error interrupt type is specifiable by MCA bank. MCA::L3::MCA_STATUS_L3[TCC] is present.

#### MSRC000\_2075 [L3 IP Identification] (MCA\_IPID\_L3)

Reset: 0007\_00B0\_0000\_0000h.

The MCA::L3::MCA\_IPID\_L3 register is used by software to determine what IP type and revision is associated with the MCA bank.

MCA::L3::MCA\_IPID\_L3\_ccx0\_inst[10:7]\_aliasMSR; MSRC000\_20[A:7]5

MCA::L3::MCA\_IPID\_L3\_ccx1\_inst[10:7]\_aliasMSR; MSRC000\_20[E:B]5

Bits	Description
63:48	<b>McaType.</b> Read-only. Reset: 0007h. The McaType of the MCA bank within this IP.
47:44	Reserved.
43:32	<b>HardwareID.</b> Read-only. Reset: 0B0h. The Hardware ID of the IP associated with this MCA bank.
31:0	<b>InstanceId.</b> Read-write. Reset: 0. The instance ID of this IP. This is initialized to a unique ID per instance of this register.

#### MSRC000\_2076 [L3 Machine Check Syndrome ] (MCA\_SYND\_L3)

Read-write, Volatile. Reset: 0000\_0000\_0000\_0000h.

Logs physical location information associated with error in MCA::L3::MCA\_STATUS\_L3 Thread 0

MCA::L3::MCA\_SYND\_L3\_ccx0\_inst[10:7]\_aliasMSR; MSRC000\_20[A:7]6

MCA::L3::MCA\_SYND\_L3\_ccx1\_inst[10:7]\_aliasMSR; MSRC000\_20[E:B]6

Bits	Description
63:49	Reserved.
48:32	<b>Syndrome.</b> Read-write, Volatile. Reset: Cold, 0. Contains the syndrome, if any, associated with the error logged in MCA::L3::MCA_STATUS_L3. The low-order bit of the syndrome is stored in bit 0, and the syndrome has a length specified by MCA::L3::MCA_SYND_L3[Length]. The Syndrome field is only valid when MCA::L3::MCA_SYND_L3[Length] is not 0.
31:27	Reserved.
26:24	<b>ErrorPriority.</b> Read-write, Volatile. Reset: Cold, 0. Encodes the priority of the error logged in MCA::L3::MCA_SYND_L3. 3'b0 = No error; 3'b1 = Reserved; 3'b10 = Corrected Error; 3'b11 = Deferred Error; 3'b100 = Uncorrected Error; 3'b101 = Fatal Error; all others reserved.
23:18	<b>Length.</b> Read-write, Volatile. Reset: Cold, 0. Specifies the length in bits of the syndrome contained in MCA::L3::MCA_SYND_L3[Syndrome]. A value of 0 indicates that there is no valid syndrome in MCA::L3::MCA_SYND_L3. For example, a syndrome length of 9 means that MCA::L3::MCA_SYND_L3[Syndrome] bits [8:0] contains a valid syndrome.
17:0	<b>ErrorInformation.</b> Read-write, Volatile. Reset: Cold, 0. Contains error-specific information about the



location of the error. Decoding is available in Table 46 [MCA\_SYND\_L3 Register].

### MSRC000\_2078 [L3 Machine Check Deferred Error Status ] (MCA\_DESTAT\_L3)

Read-write, Volatile. Reset: 0000_0000_0000_0000h.	
Holds status information for the first deferred error seen in this bank.	
MCA::L3::MCA_DESTAT_L3_ccx0_inst[10:7]_aliasMSR; MSRC000_20[A:7]8	
MCA::L3::MCA_DESTAT_L3_ccx1_inst[10:7]_aliasMSR; MSRC000_20[E:B]8	
Bits	Description
63	<b>Val.</b> Read-write, Volatile. Reset: Cold,0. 1=A valid error has been detected (whether it is enabled or not).
62	<b>Overflow.</b> Read-write, Volatile. Reset: Cold,0. 1=An error was detected while the valid bit (Val) was set; at least one error was not logged. Overflow is set independently of whether the existing error is overwritten. (See the section on overwrite priorities.)
61:59	Reserved.
58	<b>AddrV.</b> Read-write, Volatile. Reset: Cold,0. 1=MCA::L3::MCA_DEADDR_L3 contains address information associated with the error.
57:54	Reserved.
53	<b>SyndV.</b> Read-write, Volatile. Reset: Cold,0. 1=This error logged information in MCA::L3::MCA_SYND_L3. If MCA::L3::MCA_SYND_L3[ErrorPriority] is the same as the priority of the error in MCA::L3::MCA_STATUS_L3, then the information in MCA::L3::MCA_SYND_L3 is associated with the error in MCA::L3::MCA_DESTAT_L3.
52:45	Reserved.
44	<b>Deferred.</b> Read-write, Volatile. Reset: Cold,0. 1=A deferred error was created. A deferred error is the result of an uncorrectable data error which did not immediately cause a processor exception; poison is created and an exception is deferred until the poison data is consumed.
43:0	Reserved.

### MSRC000\_2079 [L3 Deferred Error Address ] (MCA\_DEADDR\_L3)

Reset: 0000_0000_0000_0000h.	
The MCA::L3::MCA_DEADDR_L3 register stores the address associated with the error in MCA::L3::MCA_DESTAT_L3. The register is only meaningful if MCA::L3::MCA_DESTAT_L3[Val]=1 and MCA::L3::MCA_DESTAT_L3[AddrV]=1. The lowest valid bit of the address is defined by MCA::L3::MCA_DEADDR_L3[LSB].	
MCA::L3::MCA_DEADDR_L3_ccx0_inst[10:7]_aliasMSR; MSRC000_20[A:7]9	
MCA::L3::MCA_DEADDR_L3_ccx1_inst[10:7]_aliasMSR; MSRC000_20[E:B]9	
Bits	Description
63:62	Reserved. Read-write. Reset: Cold,0.
61:56	<b>LSB.</b> Read-write, Volatile. Reset: Cold,0. Specifies the least significant valid bit of the address contained in MCA::L3::MCA_DEADDR_L3[ErrorAddr]. A value of 0 indicates that MCA::L3::MCA_DEADDR_L3[55:0] contains a valid byte address. A value of 6 indicates that MCA::L3::MCA_DEADDR_L3[55:6] contains a valid cache line address and that MCA::L3::MCA_DEADDR_L3[5:0] are not part of the address and should be ignored by error handling software. A value of 12 indicates that MCA::L3::MCA_DEADDR_L3[55:12] contain a valid 4KB memory page and that MCA::L3::MCA_DEADDR_L3[11:0] should be ignored by error handling software.
55:0	<b>ErrorAddr.</b> Read-write, Volatile. Reset: Cold,0. Contains the address, if any, associated with the error logged in MCA::L3::MCA_DESTAT_L3. The lowest-order valid bit of the address is specified in MCA::L3::MCA_DEADDR_L3[LSB].

### MSRC001\_0407 [L3 Machine Check Control Mask] (MCA\_CTL\_MASK\_L3)

Read-write. Reset: 0000_0000_0000_0000h.	
Inhibit detection of an error source.	
MCA::L3::MCA_CTL_MASK_L3_ccx0_inst[10:7]_aliasMSR; MSRC001_040[A:7]	
MCA::L3::MCA_CTL_MASK_L3_ccx1_inst[10:7]_aliasMSR; MSRC001_040[E:B]	

Bits	Description
63:8	Reserved.
7	<b>Hwa</b> . Read-write. Reset: 0. Init: BIOS,1. L3 Hardware Assertion.
6	<b>XiVictimQueue</b> . Read-write. Reset: 0. L3 Victim Queue Parity Error.
5	<b>SdpParity</b> . Read-write. Reset: 0. SDP Parity Error from XI.
4	<b>DataArray</b> . Read-write. Reset: 0. L3M Data ECC Error.
3	<b>MultiHitTag</b> . Read-write. Reset: 0. L3M Tag Multi-way-hit Error.
2	<b>Tag</b> . Read-write. Reset: 0. L3M Tag ECC Error.
1	<b>MultiHitShadowTag</b> . Read-write. Reset: 0. Shadow Tag Macro Multi-way-hit Error.
0	<b>ShadowTag</b> . Read-write. Reset: 0. Shadow Tag Macro ECC Error.

### 3.2.2.1 L3 Error Decode Tables

Table 45: MCA\_ADDR\_L3 Register

Error Type	Bits	Description
ShadowTag	[55:16] [15:0]	Reserved 16'b{8'b{Index}, 2'b{Slice}, 6'b{0}}
MultiHitShadowTag	[55:16] [15:0]	Reserved 16'b{8'b{Index}, 2'b{Slice}, 6'b{0}}
Tag	[55:19] [18:0]	Reserved 19'b{1'b{Bank[3]}, 7'b{Index}, 3'b{Bank[2:0]}, 2'b{slice}, 6'b{0}}
MultiHitTag	[55:19] [18:0]	Reserved 19'b{1'b{Bank[3]}, 7'b{Index}, 3'b{Bank[2:0]}, 2'b{slice}, 6'b{0}}
DataArray	[55:48] [47:0]	Reserved Physical Address
SdpParity	[55:48] [47:0]	Reserved Physical Address
XiVictimQueue	[55:48] [47:0]	Reserved Physical Address
Hwa	[55:34] [33:0]	Reserved Reserved

Table 46: MCA\_SYND\_L3 Register

Error Type	Bits	Description
ShadowTag	[17:12] [11:8] [7:3] [2:0]	Reserved Pack Reserved Way
MultiHitShadowTag	[17:12] [11:8] [7:0]	Reserved Pack Reserved
Tag	[17:12] [11:8] [7:0]	Reserved Bank. Way

MultiHitTag	[17:0]	Reserved
DataArray	[17:12] [11:8] [7:3] [2:0]	Reserved Bank[2:0] Reserved Way
SdpParity	[17:0]	Reserved
XiVictimQueue	[17:0]	Reserved
Hwa	[17:0]	Reserved

Table 47: MCA\_STATUS\_L3[ErrorCodeExt] Decode

Error Type	Bits	Description
ShadowTag	[6:0]	0h
MultiHitShadowTag	[6:0]	1h
Tag	[6:0]	2h
MultiHitTag	[6:0]	3h
DataArray	[6:0]	4h
SdpParity	[6:0]	5h
XiVictimQueue	[6:0]	6h
Hwa	[6:0]	7h

### 3.2.3 Data Fabric

#### 3.2.3.1 CS

##### MSR0000\_0450 [CS Machine Check Control] (MCA\_CTL\_CS)

Read-write. Reset: 0000_0000_0000_0000h.	
0=Disables error reporting for the corresponding error. 1=Enables error reporting via machine check exception for the corresponding error. The MCA::CS::MCA_CTL_CS register must be enabled by the corresponding enable bit in Core::X86::Msr::MCG_CTL. Does not affect error detection, correction, or logging.	
MCA::CS::MCA_CTL_CS_instCS0_alias[MSR,MSRLEGACY]; MSR[C000214,0000045]0	
MCA::CS::MCA_CTL_CS_instCS1_alias[MSR,MSRLEGACY]; MSR[C0002150,00000454]	
Bits	Description
63:9	Reserved.
8	<b>SPF_ECC_ERR.</b> Read-write. Reset: 0. Probe Filter ECC Error: An ECC error occurred on a probe filter access.
7	<b>ATM_PAR_ERR.</b> Read-write. Reset: 0. Atomic Request Parity Error: Parity error on read of an atomic transaction.
6	<b>SDP_PAR_ERR.</b> Read-write. Reset: 0. Read Response Parity Error: Parity error on incoming read response data.
5	<b>FTI_PAR_ERR.</b> Read-write. Reset: 0. Request or Probe Parity Error: Parity error on incoming request or probe response data.
4	<b>FTI_RSP_NO_MTCH.</b> Read-write. Reset: 0. Unexpected Response: A response was received from the transport layer which does not match any request.
3	<b>FTI_ILL_RSP.</b> Read-write. Reset: 0. Illegal Response: An illegal response was received from the transport layer.
2	<b>FTI_SEC_VIOL.</b> Read-write. Reset: 0. Security Violation: A security violation was received from the transport layer.

1	<b>FTI_ADDR_VIOL.</b> Read-write. Reset: 0. Address Violation: An address violation was received from the transport layer.
0	<b>FTI_ILL_REQ.</b> Read-write. Reset: 0. Illegal Request: An illegal request was received from the transport layer.

**MSR0000\_0451 [CS Machine Check Status ] (MCA\_STATUS\_CS)**

Reset: 0000_0000_0000_0000h.	
Logs information associated with errors.	
MCA::CS::MCA_STATUS_CS_instCS0_alias[MSR,MSRLEGACY]; MSR[C000214,0000045]1	
MCA::CS::MCA_STATUS_CS_instCS1_alias[MSR,MSRLEGACY]; MSR[C0002151,00000455]	
Bits	Description
63	<b>Val.</b> Reset: Cold,0. 1=A valid error has been detected. This bit should be cleared by software after the register has been read. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
62	<b>Overflow.</b> Reset: Cold,0. 1=An error was detected while the valid bit (Val) was set; at least one error was not logged. Overflow is set independently of whether the existing error is overwritten. See 3.1.8 [Machine Check Errors]. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
61	<b>UC.</b> Reset: Cold,0. 1=The error was not corrected by hardware. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
60	<b>En.</b> Reset: Cold,0. 1=MCA error reporting is enabled for this error, as indicated by the corresponding bit in MCA::CS::MCA_CTL_CS. This bit is a copy of bit in MCA::CS::MCA_CTL_CS for this error. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
59	<b>MiscV.</b> Reset: Cold,0. 1=Valid thresholding in MCA::CS::MCA_MISC0_CS. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
58	<b>AddrV.</b> Reset: Cold,0. 1=MCA::CS::MCA_ADDR_CS contains address information associated with the error. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
57	<b>PCC.</b> Reset: Cold,0. 1=Hardware context held by the processor may have been corrupted. Continued operation of the system may have unpredictable results. The error is not recoverable or survivable, and the system should be reinitialized. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
56	<b>ErrCoreIdVal.</b> Reset: Cold,0. 1=The ErrCoreId field is valid. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
55	<b>TCC.</b> Reset: Cold,0. 0=The thread which consumed the error can be restarted reliably at the instruction pointer address pushed onto the exception handler stack if any uncorrected error has been corrected by software. 1=The thread which consumed the error is not restartable and must be terminated. Only meaningful when MCA::CS::MCA_STATUS_CS[PCC]=0. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
54	Reserved.
53	<b>SyndV.</b> Reset: Cold,0. 1=This error logged information in MCA::CS::MCA_SYND_CS. If MCA::CS::MCA_SYND_CS[ErrorPriority] is the same as the priority of the error in

	MCA::CS::MCA_STATUS_CS, then the information in MCA::CS::MCA_SYND_CS is associated with the error in MCA::CS::MCA_STATUS_CS. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
52:47	Reserved.
46	<b>CECC</b> . Reset: Cold,0. 1=The error was a correctable ECC error according to the restrictions of the ECC algorithm. UC indicates whether the error was actually corrected by the processor. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
45	<b>UECC</b> . Reset: Cold,0. 1=The error was an uncorrectable ECC error according to the restrictions of the ECC algorithm. UC indicates whether the error was actually corrected by the processor. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
44	<b>Deferred</b> . Reset: Cold,0. 1=A deferred error was created. A deferred error is the result of an uncorrectable data error which did not immediately cause a processor exception; an exception is deferred until the erroneous data is consumed. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
43	<b>Poison</b> . Reset: Cold,0. 1=The error was the result of attempting to consume poisoned data. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
42:38	Reserved.
37:32	<b>ErrCoreId</b> . Reset: Cold,0. When ErrCoreIdVal=1 this field indicates which core within the processor is associated with the error; Otherwise this field is reserved. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
31:22	Reserved.
21:16	<b>ErrorCodeExt</b> . Reset: Cold,0. Extended Error Code. This field is used to identify the error type for root cause analysis. This field indicates which bit position in MCA::CS::MCA_CTL_CS enables error reporting for the logged error. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
15:0	<b>ErrorCode</b> . Reset: Cold,0. Error code for this error. See 3.1.13 [Error Codes] for details on decoding this field. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.

### MSR0000\_0452 [CS Machine Check Address ] (MCA\_ADDR\_CS)

Reset: 0000_0000_0000_0000h.	
MCA::CS::MCA_ADDR_CS stores an address and other information associated with the error in MCA::CS::MCA_STATUS_CS. The register is only meaningful if MCA::CS::MCA_STATUS_CS[Val]=1 and MCA::CS::MCA_STATUS_CS[AddrV]=1.	
MCA::CS::MCA_ADDR_CS_instCS0_alias[MSR,MSRLEGACY]; MSR[C000214,00000452]	
MCA::CS::MCA_ADDR_CS_instCS1_alias[MSR,MSRLEGACY]; MSR[C0002152,00000456]	
Bits	Description
63:62	Reserved. Read-write. Reset: Cold,0.
61:56	<b>LSB</b> . Read-write, Volatile. Reset: Cold,0. Specifies the least significant valid bit of the address contained in MCA::CS::MCA_ADDR_CS[ErrorAddr]. A value of 0 indicates that MCA::CS::MCA_ADDR_CS[55:0] contains a valid byte address. A value of 6 indicates that MCA::CS::MCA_ADDR_CS[55:6] contains a valid cache line address and that MCA::CS::MCA_ADDR_CS[5:0] are not part of the address and should be ignored by error handling

	software. A value of 12 indicates that MCA::CS::MCA_ADDR_CS[55:12] contain a valid 4KB memory page and that MCA::CS::MCA_ADDR_CS[11:0] should be ignored by error handling software.
55:0	<b>ErrorAddr.</b> Read-write, Volatile. Reset: Cold, 0. Unless otherwise specified by an error, contains the address associated with the error logged in MCA::CS::MCA_STATUS_CS. For physical addresses, the most significant bit is given by Core::X86::CpuId::LongModeInfo[PhysAddrSize].

**MSR0000\_0453 [CS Machine Check Miscellaneous 0 ] (MCA\_MISC0\_CS)**

Reset: D000_0000_0100_0000h.	
Log miscellaneous information associated with errors.	
MCA::CS::MCA_MISC0_CS_instCS0_alias[MSR,MSRLEGACY]; MSR[C000214,0000045]3	
MCA::CS::MCA_MISC0_CS_instCS1_alias[MSR,MSRLEGACY]; MSR[C0002153,00000457]	
Bits	Description
63	<b>Valid.</b> Reset: 1. 1=A valid CntP field is present in this register. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.
62	<b>CntP.</b> Reset: 1. 1=A valid threshold counter is present. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.
61	<b>Locked.</b> Reset: 0. 1=Writes to this register are ignored. This bit is set by BIOS to indicate that this register is not available for OS use. BIOS should set this bit if ThresholdIntType is set to SMI. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.
60	<b>IntP.</b> Reset: 1. 1=ThresholdIntType can be used to generate interrupts. 0=ThresholdIntType and interrupt generation are not supported. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   ~MCA::CS::MCA_MISC0_CS[Locked]) ? Read-write : Read-only.
59:56	Reserved.
55:52	<b>LvtOffset.</b> Reset: 0. One per die. For error thresholding interrupts, specifies the address of the LVT entry in the APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see Core::X86::Apic::ExtendedInterruptLvtEntries). AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   ~MCA::CS::MCA_MISC0_CS[Locked]) ? Read-write : Read-only.
51	<b>CntEn.</b> Reset: 0. 1=Count thresholding errors. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   ~MCA::CS::MCA_MISC0_CS[Locked]) ? Read-write : Read-only.
50:49	<b>ThresholdIntType.</b> Reset: Cold, 0. Specifies the type of interrupt signaled when Ovrflw is set and IntP==1. 00b = No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]). 10b = SMI trigger event. 11b = Reserved. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   ~MCA::CS::MCA_MISC0_CS[Locked]) ? Read-write : Read-only.
48	<b>Ovrflw.</b> Reset: Cold, 0. Set by hardware when ErrCnt transitions from FFEh to FFFh. When this field is set, ErrCnt no longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is generated. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   ~MCA::CS::MCA_MISC0_CS[Locked]) ? Read-write : Read-only.
47:44	Reserved.
43:32	<b>ErrCnt.</b> Reset: Cold, 0. This is written by software to set the starting value of the error counter. This is incremented by hardware when errors are logged. When this counter overflows, it stays at FFFh (no rollover). The threshold value, written by software, is (FFFh - the desired error count (the number of errors necessary in order for an interrupt to be taken)); the desired error count of 0 (a write value of FFFh) is not supported. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   ~MCA::CS::MCA_MISC0_CS[Locked]) ? Read-write : Read-only.
31:24	<b>BlkPtr.</b> Read-write. Reset: 1. 00h=Extended MISC MSR block is not valid. 01h=Extended MSR block

	is valid.
23:0	Reserved.

**MSRC000\_2144 [CS Machine Check Configuration] (MCA\_CONFIG\_CS)**

Reset: 0000\_0000\_0000\_0025h.

Controls configuration of the associated machine check bank.

MCA::CS::MCA\_CONFIG\_CS\_inst[CS[1:0]]\_aliasMSR; MSRC000\_21[5:4]4

Bits	Description
63:39	Reserved.
38:37	<b>DeferredIntType.</b> Read-write. Reset: 0. Specifies the type of interrupt signaled when a deferred error is logged. 00b = No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[DeferredLvtOffset]). 10b = SMI trigger event. 11b = Reserved.
36:35	Reserved.
34	<b>LogDeferredInMcaStat.</b> Read-write. Reset: 0. Init: BIOS, 1h. 1=Log deferred errors in MCA::CS::MCA_STATUS_CS and MCA::CS::MCA_ADDR_CS in addition to MCA::CS::MCA_DESTAT_CS and MCA::CS::MCA_DEADDR_CS. 0=Only log deferred errors in MCA::CS::MCA_DESTAT_CS and MCA::CS::MCA_DEADDR_CS. This bit does not affect logging of deferred errors in MCA::CS::MCA_SYND_CS, MCA::CS::MCA_MISC0_CS.
33	Reserved.
32	<b>McaXEnable.</b> Read-write. Reset: 0. Init: BIOS, 1h. Check: 1h. 1=Software has acknowledged support for the MCAX feature set. 0=Software has not acknowledged support for the MCAX feature set. All uncorrected and fatal errors will cause an ErrorEvent packet to be generated. Deferred error interrupts are configured via Core::X86::Msr::McaIntrCfg.
31:6	Reserved.
5	<b>DeferredIntTypeSupported.</b> Read-only. Reset: 1. 1=MCA::CS::MCA_CONFIG_CS[DeferredIntType] controls the type of interrupt generated on a deferred error. Deferred errors are supported in this bank only if MCA::CS::MCA_CONFIG_CS[DeferredErrorLoggingSupported]=1.
4:3	Reserved.
2	<b>DeferredErrorLoggingSupported.</b> Read-only. Reset: 1. 1=Deferred errors are supported in this MCA bank, and MCA::CS::MCA_CONFIG_CS[LogDeferredInMcaStat] controls the logging behavior of these errors. MCA::CS::MCA_DESTAT_CS and MCA::CS::MCA_DEADDR_CS are supported in this MCA bank. 0=Deferred errors are not supported in this bank.
1	Reserved.
0	<b>McaX.</b> Read-only. Reset: 1. 1=This bank provides Machine Check Architecture Extensions. Up to 4 additional MISC registers (MISC1-MISC4) are supported. MCA::CS::MCA_MISC0_CS[BlkPtr] indicates the presence of the additional MISC registers, but is not used to determine their MSR numbers. Deferred error interrupt type is specifiable by MCA bank. MCA::CS::MCA_STATUS_CS[TCC] is present.

**MSRC000\_2145 [CS IP Identification] (MCA\_IPID\_CS)**

Reset: 0000\_002E\_0000\_0000h.

The MCA::CS::MCA\_IPID\_CS register is used by software to determine what IP type and revision is associated with the MCA bank.

MCA::CS::MCA\_IPID\_CS\_inst[CS[1:0]]\_aliasMSR; MSRC000\_21[5:4]5

Bits	Description
63:48	<b>McaType.</b> Read-only. Reset: 0. The McaType of the MCA bank within this IP.
47:44	Reserved.
43:32	<b>HardwareID.</b> Read-only. Reset: 02Eh. The Hardware ID of the IP associated with this MCA bank.
31:0	<b>InstanceId.</b> Read-write. Reset: 0. The instance ID of this IP. This is initialized to a unique ID per instance of this register.

**MSRC000\_2146 [CS Machine Check Syndrome] (MCA\_SYND\_CS)**

Read-write, Volatile. Reset: 0000_0000_0000_0000h.	
Logs physical location information associated with error in MCA::CS::MCA_STATUS_CS Thread 0	
MCA::CS::MCA_SYND_CS_inst[CS[1:0]]_aliasMSR; MSRC000_21[5:4]6	
Bits	Description
63:48	Reserved.
47:32	<b>SyndromE.</b> Read-write, Volatile. Reset: Cold,0. Contains the syndrome, if any, associated with the error logged in MCA::CS::MCA_STATUS_CS. The low-order bit of the syndrome is stored in bit 0, and the syndrome has a length specified by MCA::CS::MCA_SYND_CS[Length]. The Syndrome field is only valid when MCA::CS::MCA_SYND_CS[Length] is not 0.
31:27	Reserved.
26:24	<b>ErrorPriority.</b> Read-write, Volatile. Reset: Cold,0. Encodes the priority of the error logged in MCA::CS::MCA_SYND_CS. 3'b0 = No error; 3'b1 = Reserved; 3'b10 = Corrected Error; 3'b11 = Deferred Error; 3'b100 = Uncorrected Error; 3'b101 = Fatal Error; all others reserved.
23:18	<b>Length.</b> Read-write, Volatile. Reset: Cold,0. Specifies the length in bits of the syndrome contained in MCA::CS::MCA_SYND_CS[Syndrome]. A value of 0 indicates that there is no valid syndrome in MCA::CS::MCA_SYND_CS. For example, a syndrome length of 9 means that MCA::CS::MCA_SYND_CS[Syndrome] bits [8:0] contains a valid syndrome.
17:0	<b>ErrorInformation.</b> Read-write, Volatile. Reset: Cold,0. Contains error-specific information about the location of the error. Decoding is available in Table 49 [MCA_SYND_CS Register].

#### MSRC000\_2148 [CS Machine Check Deferred Error Status ] (MCA\_DESTAT\_CS)

Read-write, Volatile. Reset: 0000_0000_0000_0000h.	
Holds status information for the first deferred error seen in this bank.	
MCA::CS::MCA_DESTAT_CS_inst[CS[1:0]]_aliasMSR; MSRC000_21[5:4]8	
Bits	Description
63	<b>Val.</b> Read-write, Volatile. Reset: Cold,0. 1=A valid error has been detected (whether it is enabled or not).
62	<b>Overflow.</b> Read-write, Volatile. Reset: Cold,0. 1=An error was detected while the valid bit (Val) was set; at least one error was not logged. Overflow is set independently of whether the existing error is overwritten. (See the section on overwrite priorities.)
61:59	Reserved.
58	<b>AddrV.</b> Read-write, Volatile. Reset: Cold,0. 1=MCA::CS::MCA_DEADDR_CS contains address information associated with the error.
57:54	Reserved.
53	<b>SyndV.</b> Read-write, Volatile. Reset: Cold,0. 1=This error logged information in MCA::CS::MCA_SYND_CS. If MCA::CS::MCA_SYND_CS[ErrorPriority] is the same as the priority of the error in MCA::CS::MCA_STATUS_CS, then the information in MCA::CS::MCA_SYND_CS is associated with the error in MCA::CS::MCA_DESTAT_CS.
52:45	Reserved.
44	<b>Deferred.</b> Read-write, Volatile. Reset: Cold,0. 1=A deferred error was created. A deferred error is the result of an uncorrectable data error which did not immediately cause a processor exception; poison is created and an exception is deferred until the poison data is consumed.
43:0	Reserved.

#### MSRC000\_2149 [CS Deferred Error Address ] (MCA\_DEADDR\_CS)

Reset: 0000_0000_0000_0000h.	
The MCA::CS::MCA_DEADDR_CS register stores the address associated with the error in MCA::CS::MCA_DESTAT_CS. The register is only meaningful if MCA::CS::MCA_DESTAT_CS[Val]=1 and MCA::CS::MCA_DESTAT_CS[AddrV]=1. The lowest valid bit of the address is defined by MCA::CS::MCA_DEADDR_CS[LSB].	
MCA::CS::MCA_DEADDR_CS_inst[CS[1:0]]_aliasMSR; MSRC000_21[5:4]9	
Bits	Description



63:62	Reserved. Read-write. Reset: Cold,0.
61:56	<b>LSB.</b> Read-write, Volatile. Reset: Cold,0. Specifies the least significant valid bit of the address contained in MCA::CS::MCA_DEADDR_CS[ErrorAddr]. A value of 0 indicates that MCA::CS::MCA_DEADDR_CS[55:0] contains a valid byte address. A value of 6 indicates that MCA::CS::MCA_DEADDR_CS[55:6] contains a valid cache line address and that MCA::CS::MCA_DEADDR_CS[5:0] are not part of the address and should be ignored by error handling software. A value of 12 indicates that MCA::CS::MCA_DEADDR_CS[55:12] contain a valid 4KB memory page and that MCA::CS::MCA_DEADDR_CS[11:0] should be ignored by error handling software.
55:0	<b>ErrorAddr.</b> Read-write, Volatile. Reset: Cold,0. Contains the address, if any, associated with the error logged in MCA::CS::MCA_DESTAT_CS. The lowest-order valid bit of the address is specified in MCA::CS::MCA_DEADDR_CS[LSB].

### MSRC001\_0414 [CS Machine Check Control Mask] (MCA\_CTL\_MASK\_CS)

Read-write. Reset: 0000_0000_0000_0000h.	
Inhibit detection of an error source.	
MCA::CS::MCA_CTL_MASK_CS_inst[CS[1:0]]_aliasMSR; MSRC001_041[5:4]	
Bits	Description
63:9	Reserved.
8	<b>SPF_ECC_ERR.</b> Read-write. Reset: 0. Probe Filter ECC Error: An ECC error occurred on a probe filter access.
7	<b>ATM_PAR_ERR.</b> Read-write. Reset: 0. Atomic Request Parity Error: Parity error on read of an atomic transaction.
6	<b>SDP_PAR_ERR.</b> Read-write. Reset: 0. Read Response Parity Error: Parity error on incoming read response data.
5	<b>FTI_PAR_ERR.</b> Read-write. Reset: 0. Request or Probe Parity Error: Parity error on incoming request or probe response data.
4	<b>FTI_RSP_NO_MTCH.</b> Read-write. Reset: 0. Unexpected Response: A response was received from the transport layer which does not match any request.
3	<b>FTI_ILL_RSP.</b> Read-write. Reset: 0. Illegal Response: An illegal response was received from the transport layer.
2	<b>FTI_SEC_VIOL.</b> Read-write. Reset: 0. Security Violation: A security violation was received from the transport layer.
1	<b>FTI_ADDR_VIOL.</b> Read-write. Reset: 0. Address Violation: An address violation was received from the transport layer.
0	<b>FTI_ILL_REQ.</b> Read-write. Reset: 0. Illegal Request: An illegal request was received from the transport layer.

#### 3.2.3.1.1 CS Error Decode Tables

Table 48: MCA\_ADDR\_CS Register

Error Type	Bits	Description
FTI_ILL_REQ	[55:0]	Reserved
FTI_ADDR_VIOL	[55:0]	Reserved
FTI_SEC_VIOL	[55:0]	Reserved
FTI_ILL_RSP	[55:0]	Reserved
FTI_RSP_NO_MTCH	[55:0]	Reserved
FTI_PAR_ERR	[55:0]	Reserved
SDP_PAR_ERR	[55:0]	Reserved

ATM_PAR_ERR	[55:0]	Reserved
SPF_ECC_ERR	[55:0]	Reserved

Table 49: MCA\_SYND\_CS Register

Error Type	Bits	Description
FTI_ILL_REQ	[8:0]	
FTI_ADDR_VIOL	[8:0]	
FTI_SEC_VIOL	[8:0]	
FTI_ILL_RSP	[2:0]	
FTI_RSP_NO_MTCH	[2:0]	
FTI_PAR_ERR	[7:0]	
SDP_PAR_ERR	[7:0]	
ATM_PAR_ERR	[7:0]	
SPF_ECC_ERR	[17:0]	

Table 50: MCA\_STATUS\_CS[ErrorCodeExt] Decode

Error Type	Bits	Description
FTI_ILL_REQ	[6:0]	0h
FTI_ADDR_VIOL	[6:0]	1h
FTI_SEC_VIOL	[6:0]	2h
FTI_ILL_RSP	[6:0]	3h
FTI_RSP_NO_MTCH	[6:0]	4h
FTI_PAR_ERR	[6:0]	5h
SDP_PAR_ERR	[6:0]	6h
ATM_PAR_ERR	[6:0]	7h
SPF_ECC_ERR	[6:0]	8h

### 3.2.3.2 PIE

#### MSR0000\_0458 [PIE Machine Check Control] (MCA\_CTL\_PIE)

Read-write. Reset: 0000_0000_0000_0000h.	
0=Disables error reporting for the corresponding error. 1=Enables error reporting via machine check exception for the corresponding error. The MCA::PIE::MCA_CTL_PIE register must be enabled by the corresponding enable bit in Core::X86::Msr::MCG_CTL. Does not affect error detection, correction, or logging.	
MCA::PIE::MCA_CTL_PIE_instPIE_alias[MSR,MSRLEGACY]; MSR[C0002160,00000458]	
Bits	Description
63:4	Reserved.
3	<b>FTI_DAT_STAT</b> . Read-write. Reset: 0. Poison data consumption: Poison data was written to an internal PIE register.
2	<b>GMI</b> . Read-write. Reset: 0. Link Error: An error occurred on a GMI or xGMI link.
1	<b>CSW</b> . Read-write. Reset: 0. Register security violation: A security violation was detected on an access to an internal PIE register.
0	<b>HW_ASSERT</b> . Read-write. Reset: 0. Hardware Assert: A hardware assert was detected.

#### MSR0000\_0459 [PIE Machine Check Status ] (MCA\_STATUS\_PIE)

Reset: 0000_0000_0000_0000h.	
Logs information associated with errors.	
MCA::PIE::MCA_STATUS_PIE_instPIE_alias[MSR,MSRLEGACY]; MSR[C0002161,00000459]	

Bits	Description
63	<b>Val.</b> Reset: Cold,0. 1=A valid error has been detected. This bit should be cleared by software after the register has been read. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
62	<b>Overflow.</b> Reset: Cold,0. 1=An error was detected while the valid bit (Val) was set; at least one error was not logged. Overflow is set independently of whether the existing error is overwritten. See 3.1.8 [Machine Check Errors]. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
61	<b>UC.</b> Reset: Cold,0. 1=The error was not corrected by hardware. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
60	<b>En.</b> Reset: Cold,0. 1=MCA error reporting is enabled for this error, as indicated by the corresponding bit in MCA::PIE::MCA_CTL_PIE. This bit is a copy of bit in MCA::PIE::MCA_CTL_PIE for this error. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
59	<b>MiscV.</b> Reset: Cold,0. 1=Valid thresholding in MCA::PIE::MCA_MISC0_PIE. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
58	<b>AddrV.</b> Reset: Cold,0. 1=MCA::PIE::MCA_ADDR_PIE contains address information associated with the error. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
57	<b>PCC.</b> Reset: Cold,0. 1=Hardware context held by the processor may have been corrupted. Continued operation of the system may have unpredictable results. The error is not recoverable or survivable, and the system should be reinitialized. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
56	<b>ErrCoreIdVal.</b> Reset: Cold,0. 1=The ErrCoreId field is valid. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
55	<b>TCC.</b> Reset: Cold,0. 0=The thread which consumed the error can be restarted reliably at the instruction pointer address pushed onto the exception handler stack if any uncorrected error has been corrected by software. 1=The thread which consumed the error is not restartable and must be terminated. Only meaningful when MCA::PIE::MCA_STATUS_PIE[PCC]=0. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
54	Reserved.
53	<b>SyndV.</b> Reset: Cold,0. 1=This error logged information in MCA::PIE::MCA_SYND_PIE. If MCA::PIE::MCA_SYND_PIE[ErrorPriority] is the same as the priority of the error in MCA::PIE::MCA_STATUS_PIE, then the information in MCA::PIE::MCA_SYND_PIE is associated with the error in MCA::PIE::MCA_STATUS_PIE. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
52:47	Reserved.
46	<b>CECC.</b> Reset: Cold,0. 1=The error was a correctable ECC error according to the restrictions of the ECC algorithm. UC indicates whether the error was actually corrected by the processor. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
45	<b>UECC.</b> Reset: Cold,0. 1=The error was an uncorrectable ECC error according to the restrictions of the

	ECC algorithm. UC indicates whether the error was actually corrected by the processor. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
44	<b>Deferred.</b> Reset: Cold,0. 1=A deferred error was created. A deferred error is the result of an uncorrectable data error which did not immediately cause a processor exception; an exception is deferred until the erroneous data is consumed. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
43	<b>Poison.</b> Reset: Cold,0. 1=The error was the result of attempting to consume poisoned data. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
42:38	Reserved.
37:32	<b>ErrCoreId.</b> Reset: Cold,0. When ErrCoreIdVal=1 this field indicates which core within the processor is associated with the error; Otherwise this field is reserved. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
31:22	Reserved.
21:16	<b>ErrorCodeExt.</b> Reset: Cold,0. Extended Error Code. This field is used to identify the error type for root cause analysis. This field indicates which bit position in MCA::PIE::MCA_CTL_PIE enables error reporting for the logged error. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
15:0	<b>ErrorCode.</b> Reset: Cold,0. Error code for this error. See 3.1.13 [Error Codes] for details on decoding this field. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.

**MSR0000\_045A [PIE Machine Check Address] (MCA\_ADDR\_PIE)**

Read-only. Reset: 0000_0000_0000_0000h.	
MCA::PIE::MCA_ADDR_PIE stores an address and other information associated with the error in MCA::PIE::MCA_STATUS_PIE. The register is only meaningful if MCA::PIE::MCA_STATUS_PIE[Val]=1 and MCA::PIE::MCA_STATUS_PIE[AddrV]=1.	
MCA::PIE::MCA_ADDR_PIE_instPIE_alias[MSR,MSRLEGACY]; MSR[C0002162,0000045A]	
Bits	Description
63:62	Reserved.
61:56	<b>LSB.</b> Read-only. Reset: Cold,0. Specifies the least significant valid bit of the address contained in MCA::PIE::MCA_ADDR_PIE[ErrorAddr]. A value of 0 indicates that MCA::PIE::MCA_ADDR_PIE[55:0] contains a valid byte address. A value of 6 indicates that MCA::PIE::MCA_ADDR_PIE[55:6] contains a valid cache line address and that MCA::PIE::MCA_ADDR_PIE[5:0] are not part of the address and should be ignored by error handling software. A value of 12 indicates that MCA::PIE::MCA_ADDR_PIE[55:12] contain a valid 4KB memory page and that MCA::PIE::MCA_ADDR_PIE[11:0] should be ignored by error handling software.
55:0	<b>ErrorAddr.</b> Read-only. Reset: Cold,0. Contains the address, if any, associated with the error logged in MCA::PIE::MCA_STATUS_PIE.

**MSR0000\_045B [PIE Machine Check Miscellaneous 0] (MCA\_MISC0\_PIE)**

Reset: D000_0000_0100_0000h.	
Log miscellaneous information associated with errors.	
MCA::PIE::MCA_MISC0_PIE_instPIE_alias[MSR,MSRLEGACY]; MSR[C0002163,0000045B]	
Bits	Description
63	<b>Valid.</b> Reset: 1. 1=A valid CntP field is present in this register.

	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.
62	<b>CntP</b> . Reset: 1. 1=A valid threshold counter is present. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.
61	<b>Locked</b> . Reset: 0. 1=Writes to this register are ignored. This bit is set by BIOS to indicate that this register is not available for OS use. BIOS should set this bit if ThresholdIntType is set to SMI. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.
60	<b>IntP</b> . Reset: 1. 1=ThresholdIntType can be used to generate interrupts. 0=ThresholdIntType and interrupt generation are not supported. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   ~MCA::PIE::MCA_MISC0_PIE[Locked]) ? Read-write : Read-only.
59:56	Reserved.
55:52	<b>LvtOffset</b> . Reset: 0. One per die. For error thresholding interrupts, specifies the address of the LVT entry in the APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see Core::X86::Apic::ExtendedInterruptLvtEntries). AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   ~MCA::PIE::MCA_MISC0_PIE[Locked]) ? Read-write : Read-only.
51	<b>CntEn</b> . Reset: 0. 1=Count thresholding errors. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   ~MCA::PIE::MCA_MISC0_PIE[Locked]) ? Read-write : Read-only.
50:49	<b>ThresholdIntType</b> . Reset: Cold,0. Specifies the type of interrupt signaled when Ovrflw is set and IntP==1. 00b = No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]). 10b = SMI trigger event. 11b = Reserved. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   ~MCA::PIE::MCA_MISC0_PIE[Locked]) ? Read-write : Read-only.
48	<b>Ovrflw</b> . Reset: Cold,0. Set by hardware when ErrCnt transitions from FFEh to FFFh. When this field is set, ErrCnt no longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is generated. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   ~MCA::PIE::MCA_MISC0_PIE[Locked]) ? Read-write : Read-only.
47:44	Reserved.
43:32	<b>ErrCnt</b> . Reset: Cold,0. This is written by software to set the starting value of the error counter. This is incremented by hardware when errors are logged. When this counter overflows, it stays at FFFh (no rollover). The threshold value, written by software, is (FFFh - the desired error count (the number of errors necessary in order for an interrupt to be taken)); the desired error count of 0 (a write value of FFFh) is not supported. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   ~MCA::PIE::MCA_MISC0_PIE[Locked]) ? Read-write : Read-only.
31:24	<b>BlkPtr</b> . Read-write. Reset: 1. 00h=Extended MISC MSR block is not valid. 01h=Extended MSR block is valid.
23:0	Reserved.

### MSRC000\_2164 [PIE Machine Check Configuration] (MCA\_CONFIG\_PIE)

Reset: 0000_0002_0000_0025h.	
Controls configuration of the associated machine check bank.	
MCA::PIE::MCA_CONFIG_PIE_instPIE_aliasMSR; MSRC0002164	
Bits	Description
63:39	Reserved.
38:37	<b>DeferredIntType</b> . Read-write. Reset: 0. Specifies the type of interrupt signaled when a deferred error is logged. 00b = No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[DeferredLvtOffset]). 10b = SMI trigger event. 11b = Reserved.
36:35	Reserved.

34	<b>LogDeferredInMcaStat.</b> Read-write. Reset: 0. Init: BIOS,1h. 1=Log deferred errors in MCA:: <pie>::MCA_STATUS_PIE and MCA::<pie>::MCA_ADDR_PIE in addition to MCA::<pie>::MCA_DESTAT_PIE and MCA::<pie>::MCA_DEADDR_PIE. 0=Only log deferred errors in MCA::<pie>::MCA_DESTAT_PIE and MCA::<pie>::MCA_DEADDR_PIE. This bit does not affect logging of deferred errors in MCA::<pie>::MCA_SYND_PIE, MCA::<pie>::MCA_MISC0_PIE.</pie></pie></pie></pie></pie></pie></pie></pie>
33	Reserved. Read-write. Reset: 1.
32	<b>McaXEnable.</b> Read-write. Reset: 0. Init: BIOS,1h. Check: 1h. 1=Software has acknowledged support for the MCAX feature set. 0=Software has not acknowledged support for the MCAX feature set. All uncorrected and fatal errors will cause an ErrorEvent packet to be generated. Deferred error interrupts are configured via Core:: <x86>::Msr::McaIntrCfg.</x86>
31:6	Reserved.
5	<b>DeferredIntTypeSupported.</b> Read-only. Reset: 1. 1=MCA:: <pie>::MCA_CONFIG_PIE[DeferredIntType] controls the type of interrupt generated on a deferred error. Deferred errors are supported in this bank only if MCA::<pie>::MCA_CONFIG_PIE[DeferredErrorLoggingSupported]=1.</pie></pie>
4:3	Reserved.
2	<b>DeferredErrorLoggingSupported.</b> Read-only. Reset: 1. 1=Deferred errors are supported in this MCA bank, and MCA:: <pie>::MCA_CONFIG_PIE[LogDeferredInMcaStat] controls the logging behavior of these errors. MCA::<pie>::MCA_DESTAT_PIE and MCA::<pie>::MCA_DEADDR_PIE are supported in this MCA bank. 0=Deferred errors are not supported in this bank.</pie></pie></pie>
1	Reserved.
0	<b>McaX.</b> Read-only. Reset: 1. 1=This bank provides Machine Check Architecture Extensions. Up to 4 additional MISC registers (MISC1-MISC4) are supported. MCA:: <pie>::MCA_MISC0_PIE[BlkPtr] indicates the presence of the additional MISC registers, but is not used to determine their MSR numbers. Deferred error interrupt type is specifiable by MCA bank. MCA::<pie>::MCA_STATUS_PIE[TCC] is present.</pie></pie>

**MSRC000\_2165 [PIE IP Identification] (MCA\_IPID\_PIE)**

Reset: 0001_002E_0000_0000h.	
The MCA:: <pie>::MCA_IPID_PIE register is used by software to determine what IP type and revision is associated with the MCA bank.</pie>	
MCA:: <pie>::MCA_IPID_PIE_instPIE_aliasMSR; MSRC0002165</pie>	
Bits	Description
63:48	<b>McaType.</b> Read-only. Reset: 1. The McaType of the MCA bank within this IP.
47:44	Reserved.
43:32	<b>HardwareID.</b> Read-only. Reset: 02Eh. The Hardware ID of the IP associated with this MCA bank.
31:0	<b>InstanceId.</b> Read-write. Reset: 0. The instance ID of this IP. This is initialized to a unique ID per instance of this register.

**MSRC000\_2166 [PIE Machine Check Syndrome ] (MCA\_SYND\_PIE)**

Read-write, Volatile. Reset: 0000_0000_0000_0000h.	
Logs physical location information associated with error in MCA:: <pie>::MCA_STATUS_PIE Thread 0</pie>	
MCA:: <pie>::MCA_SYND_PIE_instPIE_aliasMSR; MSRC0002166</pie>	
Bits	Description
63:33	Reserved.
32	<b>Syndrome.</b> Read-write, Volatile. Reset: Cold,0. Contains the syndrome, if any, associated with the error logged in MCA:: <pie>::MCA_STATUS_PIE. The low-order bit of the syndrome is stored in bit 0, and the syndrome has a length specified by MCA::<pie>::MCA_SYND_PIE[Length]. The Syndrome field is only valid when MCA::<pie>::MCA_SYND_PIE[Length] is not 0.</pie></pie></pie>
31:27	Reserved.
26:24	<b>ErrorPriority.</b> Read-write, Volatile. Reset: Cold,0. Encodes the priority of the error logged in MCA:: <pie>::MCA_SYND_PIE. 3'b0 = No error; 3'b1 = Reserved; 3'b10 = Corrected Error; 3'b11 =</pie>

	Deferred Error; 3'b100 = Uncorrected Error; 3'b101 = Fatal Error; all others reserved.
23:18	<b>Length.</b> Read-write, Volatile. Reset: Cold, 0. Specifies the length in bits of the syndrome contained in MCA::PIE::MCA_SYND_PIE[Syndrome]. A value of 0 indicates that there is no valid syndrome in MCA::PIE::MCA_SYND_PIE. For example, a syndrome length of 9 means that MCA::PIE::MCA_SYND_PIE[Syndrome] bits [8:0] contains a valid syndrome.
17:0	<b>ErrorInformation.</b> Read-write, Volatile. Reset: Cold, 0. Contains error-specific information about the location of the error. Decoding is available in Table 52 [MCA_SYND_PIE Register].

**MSRC000\_2168 [PIE Machine Check Deferred Error Status ] (MCA\_DESTAT\_PIE)**

Read-write, Volatile. Reset: 0000\_0000\_0000\_0000h.

Holds status information for the first deferred error seen in this bank.

MCA::PIE::MCA\_DESTAT\_PIE\_instPIE\_aliasMSR; MSRC0002168

Bits	Description
63	<b>Val.</b> Read-write, Volatile. Reset: Cold, 0. 1=A valid error has been detected (whether it is enabled or not).
62	<b>Overflow.</b> Read-write, Volatile. Reset: Cold, 0. 1=An error was detected while the valid bit (Val) was set; at least one error was not logged. Overflow is set independently of whether the existing error is overwritten. (See the section on overwrite priorities.)
61:59	Reserved.
58	<b>AddrV.</b> Read-write, Volatile. Reset: Cold, 0. 1=MCA::PIE::MCA_DEADDR_PIE contains address information associated with the error.
57:54	Reserved.
53	<b>SyndV.</b> Read-write, Volatile. Reset: Cold, 0. 1=This error logged information in MCA::PIE::MCA_SYND_PIE. If MCA::PIE::MCA_SYND_PIE[ErrorPriority] is the same as the priority of the error in MCA::PIE::MCA_STATUS_PIE, then the information in MCA::PIE::MCA_SYND_PIE is associated with the error in MCA::PIE::MCA_DESTAT_PIE.
52:45	Reserved.
44	<b>Deferred.</b> Read-write, Volatile. Reset: Cold, 0. 1=A deferred error was created. A deferred error is the result of an uncorrectable data error which did not immediately cause a processor exception; poison is created and an exception is deferred until the poison data is consumed.
43:0	Reserved.

**MSRC000\_2169 [PIE Deferred Error Address ] (MCA\_DEADDR\_PIE)**

Reset: 0000\_0000\_0000\_0000h.

The MCA::PIE::MCA\_DEADDR\_PIE register stores the address associated with the error in MCA::PIE::MCA\_DESTAT\_PIE. The register is only meaningful if MCA::PIE::MCA\_DESTAT\_PIE[Val]=1 and MCA::PIE::MCA\_DESTAT\_PIE[AddrV]=1. The lowest valid bit of the address is defined by MCA::PIE::MCA\_DEADDR\_PIE[LSB].

MCA::PIE::MCA\_DEADDR\_PIE\_instPIE\_aliasMSR; MSRC0002169

Bits	Description
63:62	Reserved. Read-write. Reset: Cold, 0.
61:56	<b>LSB.</b> Read-write, Volatile. Reset: Cold, 0. Specifies the least significant valid bit of the address contained in MCA::PIE::MCA_DEADDR_PIE[ErrorAddr]. A value of 0 indicates that MCA::PIE::MCA_DEADDR_PIE[55:0] contains a valid byte address. A value of 6 indicates that MCA::PIE::MCA_DEADDR_PIE[55:6] contains a valid cache line address and that MCA::PIE::MCA_DEADDR_PIE[5:0] are not part of the address and should be ignored by error handling software. A value of 12 indicates that MCA::PIE::MCA_DEADDR_PIE[55:12] contain a valid 4KB memory page and that MCA::PIE::MCA_DEADDR_PIE[11:0] should be ignored by error handling software.
55:0	<b>ErrorAddr.</b> Read-write, Volatile. Reset: Cold, 0. Contains the address, if any, associated with the error logged in MCA::PIE::MCA_DESTAT_PIE. The lowest-order valid bit of the address is specified in MCA::PIE::MCA_DEADDR_PIE[LSB].

**MSRC001\_0416 [PIE Machine Check Control Mask] (MCA\_CTL\_MASK\_PIE)**

Read-write. Reset: 0000_0000_0000_0000h.	
Inhibit detection of an error source.	
MCA::PIE::MCA_CTL_MASK_PIE_instPIE_aliasMSR; MSRC0010416	
Bits	Description
63:4	Reserved.
3	<b>FTI_DAT_STAT</b> . Read-write. Reset: 0. Poison data consumption: Poison data was written to an internal PIE register.
2	<b>GMI</b> . Read-write. Reset: 0. Link Error: An error occurred on a GMI or xGMI link.
1	<b>CSW</b> . Read-write. Reset: 0. Register security violation: A security violation was detected on an access to an internal PIE register.
0	<b>HW_ASSERT</b> . Read-write. Reset: 0. Hardware Assert: A hardware assert was detected.

**3.2.3.2.1 PIE Error Decode Tables***Table 51: MCA\_ADDR\_PIE Register*

Error Type	Bits	Description
HW_ASSERT	[55:0]	Reserved
CSW	[55:0]	Reserved
GMI	[55:0]	Reserved
FTI_DAT_STAT	[55:0]	Reserved

*Table 52: MCA\_SYND\_PIE Register*

Error Type	Bits	Description
HW_ASSERT	[17:0]	Reserved
CSW	[17:0]	Reserved
GMI	[4:0]	
FTI_DAT_STAT	[3:0]	

*Table 53: MCA\_STATUS\_PIE[ErrorCodeExt] Decode*

Error Type	Bits	Description
HW_ASSERT	[6:0]	0h
CSW	[6:0]	1h
GMI	[6:0]	2h
FTI_DAT_STAT	[6:0]	3h

**3.2.4 UMC****MSR0000\_043C [UMC Machine Check Control] (MCA\_CTL\_UMC)**

Read-write. Reset: 0000_0000_0000_0000h.	
0=Disables error reporting for the corresponding error. 1=Enables error reporting via machine check exception for the corresponding error. The MCA::UMC::MCA_CTL_UMC register must be enabled by the corresponding enable bit in Core::X86::Msr::MCG_CTL. Does not affect error detection, correction, or logging.	
MCA::UMC::MCA_CTL_UMC_instUMC_umc0_alias[MSR,MSRLEGACY]; MSR[C00020F0,0000043C]	
MCA::UMC::MCA_CTL_UMC_instUMC_umc1_alias[MSR,MSRLEGACY]; MSR[C000210,0000044]0	
Bits	Description



63:6	Reserved.
5	<b>WriteDataCrcErr.</b> Read-write. Reset: 0. Write data CRC error. A write data CRC error on the DRAM data bus.
4	<b>AddressCommandParityErr.</b> Read-write. Reset: 0. Address/command parity error. A parity error on the DRAM address/command bus.
3	<b>ApbErr.</b> Read-write. Reset: 0. Advanced peripheral bus error. An error on the advanced peripheral bus.
2	<b>SdpParityErr.</b> Read-write. Reset: 0. SDP parity error. A parity error on write data from the data fabric.
1	<b>WriteDataPoisonErr.</b> Read-write. Reset: 0. Data poison error.
0	<b>DramEccErr.</b> Read-write. Reset: 0. DRAM ECC error. An ECC error on a DRAM read.

**MSR0000\_043D [UMC Machine Check Status ] (MCA\_STATUS\_UMC)**

Reset: 0000\_0000\_0000\_0000h.

Logs information associated with errors.

MCA::UMC::MCA\_STATUS\_UMC\_instUMC\_umc0\_alias[MSR,MSRLEGACY]; MSR[C00020F1,0000043D]

MCA::UMC::MCA\_STATUS\_UMC\_instUMC\_umc1\_alias[MSR,MSRLEGACY]; MSR[C000210,0000044]1

Bits	Description
63	<b>Val.</b> Reset: Cold,0. 1=A valid error has been detected. This bit should be cleared by software after the register has been read. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
62	<b>Overflow.</b> Reset: Cold,0. 1=An error was detected while the valid bit (Val) was set; at least one error was not logged. Overflow is set independently of whether the existing error is overwritten. See 3.1.8 [Machine Check Errors]. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
61	<b>UC.</b> Reset: Cold,0. 1=The error was not corrected by hardware. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
60	<b>En.</b> Reset: Cold,0. 1=MCA error reporting is enabled for this error, as indicated by the corresponding bit in MCA::UMC::MCA_CTL_UMC. This bit is a copy of bit in MCA::UMC::MCA_CTL_UMC for this error. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
59	<b>MiscV.</b> Reset: Cold,0. 1=Valid thresholding in MCA::UMC::MCA_MISC0_UMC. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
58	<b>AddrV.</b> Reset: Cold,0. 1=MCA::UMC::MCA_ADDR_UMC contains address information associated with the error. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
57	<b>PCC.</b> Reset: Cold,0. 1=Hardware context held by the processor may have been corrupted. Continued operation of the system may have unpredictable results. The error is not recoverable or survivable, and the system should be reinitialized. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
56	<b>ErrCoreIdVal.</b> Reset: Cold,0. 1=The ErrCoreId field is valid. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
55	<b>TCC.</b> Reset: Cold,0. 0=The thread which consumed the error can be restarted reliably at the instruction pointer address pushed onto the exception handler stack if any uncorrected error has been corrected by software. 1=The thread which consumed the error is not restartable and must be terminated. Only

	meaningful when MCA::UMC::MCA_STATUS_UMC[PCC]=0. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
54	Reserved.
53	<b>SyndV</b> . Reset: Cold,0. 1=This error logged information in MCA::UMC::MCA_SYND_UMC. If MCA::UMC::MCA_SYND_UMC[ErrorPriority] is the same as the priority of the error in MCA::UMC::MCA_STATUS_UMC, then the information in MCA::UMC::MCA_SYND_UMC is associated with the error in MCA::UMC::MCA_STATUS_UMC. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
52:47	Reserved.
46	<b>CECC</b> . Reset: Cold,0. 1=The error was a correctable ECC error according to the restrictions of the ECC algorithm. UC indicates whether the error was actually corrected by the processor. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
45	<b>UECC</b> . Reset: Cold,0. 1=The error was an uncorrectable ECC error according to the restrictions of the ECC algorithm. UC indicates whether the error was actually corrected by the processor. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
44	<b>Deferred</b> . Reset: Cold,0. 1=A deferred error was created. A deferred error is the result of an uncorrectable data error which did not immediately cause a processor exception; an exception is deferred until the erroneous data is consumed. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
43	<b>Poison</b> . Reset: Cold,0. 1=The error was the result of attempting to consume poisoned data. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
42:38	Reserved.
37:32	<b>ErrCoreId</b> . Reset: Cold,0. When ErrCoreIdVal=1 this field indicates which core within the processor is associated with the error; Otherwise this field is reserved. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
31:22	Reserved.
21:16	<b>ErrorCodeExt</b> . Reset: Cold,0. Extended Error Code. This field is used to identify the error type for root cause analysis. This field indicates which bit position in MCA::UMC::MCA_CTL_UMC enables error reporting for the logged error. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
15:0	<b>ErrorCode</b> . Reset: Cold,0. Error code for this error. See 3.1.13 [Error Codes] for details on decoding this field. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.

**MSR0000\_043E [UMC Machine Check Address ] (MCA\_ADDR\_UMC)**

Reset: 0000_0000_0000_0000h.	
MCA::UMC::MCA_ADDR_UMC stores an address and other information associated with the error in MCA::UMC::MCA_STATUS_UMC. The register is only meaningful if MCA::UMC::MCA_STATUS_UMC[Val]=1 and MCA::UMC::MCA_STATUS_UMC[AddrV]=1.	
MCA::UMC::MCA_ADDR_UMC_instUMC_umc0_alias[MSR,MSRLEGACY]; MSR[C00020F2,0000043E]	
MCA::UMC::MCA_ADDR_UMC_instUMC_umc1_alias[MSR,MSRLEGACY]; MSR[C000210,00000442]	
Bits	Description

63:62	Reserved. Read-write. Reset: Cold,0.
61:56	<b>LSB.</b> Read-write, Volatile. Reset: Cold,0. Specifies the least significant valid bit of the address contained in MCA::UMC::MCA_ADDR_UMC[ErrorAddr]. A value of 0 indicates that MCA::UMC::MCA_ADDR_UMC[55:0] contains a valid byte address. A value of 6 indicates that MCA::UMC::MCA_ADDR_UMC[55:6] contains a valid cache line address and that MCA::UMC::MCA_ADDR_UMC[5:0] are not part of the address and should be ignored by error handling software. A value of 12 indicates that MCA::UMC::MCA_ADDR_UMC[55:12] contain a valid 4KB memory page and that MCA::UMC::MCA_ADDR_UMC[11:0] should be ignored by error handling software.
55:0	<b>ErrorAddr.</b> Read-write, Volatile. Reset: Cold,0. Unless otherwise specified by an error, contains the address associated with the error logged in MCA::UMC::MCA_STATUS_UMC. For physical addresses, the most significant bit is given by Core::X86::CpuId::LongModelInfo[PhysAddrSize].

### MSR0000\_043F [UMC Machine Check Miscellaneous 0] (MCA\_MISC0\_UMC)

Reset: D000_0000_0100_0000h.	
Log miscellaneous information associated with errors.	
MCA::UMC::MCA_MISC0_UMC_instUMC_ume0_alias[MSR,MSRLEGACY]; MSR[C00020F3,0000043F]	
MCA::UMC::MCA_MISC0_UMC_instUMC_ume1_alias[MSR,MSRLEGACY]; MSR[C000210,0000044]3	
Bits	Description
63	<b>Valid.</b> Reset: 1. 1=A valid CntP field is present in this register. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.
62	<b>CntP.</b> Reset: 1. 1=A valid threshold counter is present. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.
61	<b>Locked.</b> Reset: 0. 1=Writes to this register are ignored. This bit is set by BIOS to indicate that this register is not available for OS use. BIOS should set this bit if ThresholdIntType is set to SMI. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.
60	<b>IntP.</b> Reset: 1. 1=ThresholdIntType can be used to generate interrupts. 0=ThresholdIntType and interrupt generation are not supported. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   ~MCA::UMC::MCA_MISC0_UMC[Locked]) ? Read-write : Read-only.
59:56	Reserved.
55:52	<b>LvtOffset.</b> Reset: 0. One per die. For error thresholding interrupts, specifies the address of the LVT entry in the APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see Core::X86::Apic::ExtendedInterruptLvtEntries). AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   ~MCA::UMC::MCA_MISC0_UMC[Locked]) ? Read-write : Read-only.
51	<b>CntEn.</b> Reset: 0. 1=Count thresholding errors. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   ~MCA::UMC::MCA_MISC0_UMC[Locked]) ? Read-write : Read-only.
50:49	<b>ThresholdIntType.</b> Reset: Cold,0. Specifies the type of interrupt signaled when Ovrflw is set and IntP==1. 00b = No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]). 10b = SMI trigger event. 11b = Reserved. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   ~MCA::UMC::MCA_MISC0_UMC[Locked]) ? Read-write : Read-only.
48	<b>Ovrflw.</b> Reset: Cold,0. Set by hardware when ErrCnt transitions from FFEh to FFFh. When this field is set, ErrCnt no longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is generated. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   ~MCA::UMC::MCA_MISC0_UMC[Locked]) ? Read-write : Read-only.
47:44	Reserved.
43:32	<b>ErrCnt.</b> Reset: Cold,0. This is written by software to set the starting value of the error counter. This is

	incremented by hardware when errors are logged. When this counter overflows, it stays at FFFh (no rollover). The threshold value, written by software, is (FFFh - the desired error count (the number of errors necessary in order for an interrupt to be taken)); the desired error count of 0 (a write value of FFFh) is not supported.
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   ~MCA::UMC::MCA_MISC0_UMC[Locked]) ? Read-write : Read-only.
31:24	<b>BlkPtr.</b> Read-write. Reset: 1. 00h=Extended MISC MSR block is not valid. 01h=Extended MSR block is valid.
23:0	Reserved.

#### MSRC000\_20F4 [UMC Machine Check Configuration] (MCA\_CONFIG\_UMC)

Reset: 0000_0002_0000_0025h.	
Controls configuration of the associated machine check bank.	
MCA::UMC::MCA_CONFIG_UMC_instUMC_umc[1:0]_aliasMSR; MSRC000_2[10:0F]4	
Bits	Description
63:39	Reserved.
38:37	<b>DeferredIntType.</b> Read-write. Reset: 0. Specifies the type of interrupt signaled when a deferred error is logged. 00b = No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[DeferredLvtOffset]). 10b = SMI trigger event. 11b = Reserved.
36:35	Reserved.
34	<b>LogDeferredInMcaStat.</b> Read-write. Reset: 0. Init: BIOS,1h. 1=Log deferred errors in MCA::UMC::MCA_STATUS_UMC and MCA::UMC::MCA_ADDR_UMC in addition to MCA::UMC::MCA_DESTAT_UMC and MCA::UMC::MCA_DEADDR_UMC. 0=Only log deferred errors in MCA::UMC::MCA_DESTAT_UMC and MCA::UMC::MCA_DEADDR_UMC. This bit does not affect logging of deferred errors in MCA::UMC::MCA_SYND_UMC, MCA::UMC::MCA_MISC0_UMC.
33	Reserved. Read-write. Reset: 1.
32	<b>McaXEnable.</b> Read-write. Reset: 0. Init: BIOS,1h. Check: 1h. 1=Software has acknowledged support for the MCAX feature set. 0=Software has not acknowledged support for the MCAX feature set. All uncorrected and fatal errors will cause an ErrorEvent packet to be generated. Deferred error interrupts are configured via Core::X86::Msr::McaIntrCfg.
31:6	Reserved.
5	<b>DeferredIntTypeSupported.</b> Read-only. Reset: 1. 1=MCA::UMC::MCA_CONFIG_UMC[DeferredIntType] controls the type of interrupt generated on a deferred error. Deferred errors are supported in this bank only if MCA::UMC::MCA_CONFIG_UMC[DeferredErrorLoggingSupported]=1.
4:3	Reserved.
2	<b>DeferredErrorLoggingSupported.</b> Read-only. Reset: 1. 1=Deferred errors are supported in this MCA bank, and MCA::UMC::MCA_CONFIG_UMC[LogDeferredInMcaStat] controls the logging behavior of these errors. MCA::UMC::MCA_DESTAT_UMC and MCA::UMC::MCA_DEADDR_UMC are supported in this MCA bank. 0=Deferred errors are not supported in this bank.
1	Reserved.
0	<b>McaX.</b> Read-only. Reset: 1. 1=This bank provides Machine Check Architecture Extensions. Up to 4 additional MISC registers (MISC1-MISC4) are supported. MCA::UMC::MCA_MISC0_UMC[BlkPtr] indicates the presence of the additional MISC registers, but is not used to determine their MSR numbers. Deferred error interrupt type is specifiable by MCA bank. MCA::UMC::MCA_STATUS_UMC[TCC] is present.

#### MSRC000\_20F5 [UMC IP Identification] (MCA\_IPID\_UMC)

Reset: 0000_0096_0000_0000h.	
The MCA::UMC::MCA_IPID_UMC register is used by software to determine what IP type and revision is associated with the MCA bank.	

MCA::UMC::MCA_IPID_UMC_instUMC_umc[1:0]_aliasMSR; MSRC000_2[10:0F]5	
Bits	Description
63:48	<b>McaType.</b> Read-only. Reset: 0. The McaType of the MCA bank within this IP.
47:44	Reserved.
43:32	<b>HardwareID.</b> Read-only. Reset: 096h. The Hardware ID of the IP associated with this MCA bank.
31:0	<b>InstanceId.</b> Read-write. Reset: 0. The instance ID of this IP. This is initialized to a unique ID per instance of this register.

### MSRC000\_20F6 [UMC Machine Check Syndrome ] (MCA\_SYND\_UMC)

Read-write, Volatile. Reset: 0000_0000_0000_0000h.	
Logs physical location information associated with error in MCA::UMC::MCA_STATUS_UMC Thread 0	
MCA::UMC::MCA_SYND_UMC_instUMC_umc[1:0]_aliasMSR; MSRC000_2[10:0F]6	
Bits	Description
63:48	Reserved.
47:32	<b>Syndrom.</b> Read-write, Volatile. Reset: Cold, 0. Contains the syndrome, if any, associated with the error logged in MCA::UMC::MCA_STATUS_UMC. The low-order bit of the syndrome is stored in bit 0, and the syndrome has a length specified by MCA::UMC::MCA_SYND_UMC[Length]. The Syndrome field is only valid when MCA::UMC::MCA_SYND_UMC[Length] is not 0.
31:27	Reserved.
26:24	<b>ErrorPriority.</b> Read-write, Volatile. Reset: Cold, 0. Encodes the priority of the error logged in MCA::UMC::MCA_SYND_UMC. 3'b0 = No error; 3'b1 = Reserved; 3'b10 = Corrected Error; 3'b11 = Deferred Error; 3'b100 = Uncorrected Error; 3'b101 = Fatal Error; all others reserved.
23:18	<b>Length.</b> Read-write, Volatile. Reset: Cold, 0. Specifies the length in bits of the syndrome contained in MCA::UMC::MCA_SYND_UMC[Syndrome]. A value of 0 indicates that there is no valid syndrome in MCA::UMC::MCA_SYND_UMC. For example, a syndrome length of 9 means that MCA::UMC::MCA_SYND_UMC[Syndrome] bits [8:0] contains a valid syndrome.
17:0	<b>ErrorInformation.</b> Read-write, Volatile. Reset: Cold, 0. Contains error-specific information about the location of the error. Decoding is available in Table 55 [MCA_SYND_UMC Register].

### MSRC000\_20F8 [UMC Machine Check Deferred Error Status ] (MCA\_DESTAT\_UMC)

Read-write, Volatile. Reset: 0000_0000_0000_0000h.	
Holds status information for the first deferred error seen in this bank.	
MCA::UMC::MCA_DESTAT_UMC_instUMC_umc[1:0]_aliasMSR; MSRC000_2[10:0F]8	
Bits	Description
63	<b>Val.</b> Read-write, Volatile. Reset: Cold, 0. 1=A valid error has been detected (whether it is enabled or not).
62	<b>Overflow.</b> Read-write, Volatile. Reset: Cold, 0. 1=An error was detected while the valid bit (Val) was set; at least one error was not logged. Overflow is set independently of whether the existing error is overwritten. (See the section on overwrite priorities.)
61:59	Reserved.
58	<b>AddrV.</b> Read-write, Volatile. Reset: Cold, 0. 1=MCA::UMC::MCA_DEADDR_UMC contains address information associated with the error.
57:54	Reserved.
53	<b>SyndV.</b> Read-write, Volatile. Reset: Cold, 0. 1=This error logged information in MCA::UMC::MCA_SYND_UMC. If MCA::UMC::MCA_SYND_UMC[ErrorPriority] is the same as the priority of the error in MCA::UMC::MCA_STATUS_UMC, then the information in MCA::UMC::MCA_SYND_UMC is associated with the error in MCA::UMC::MCA_DESTAT_UMC.
52:45	Reserved.
44	<b>Deferred.</b> Read-write, Volatile. Reset: Cold, 0. 1=A deferred error was created. A deferred error is the result of an uncorrectable data error which did not immediately cause a processor exception; poison is created and an exception is deferred until the poison data is consumed.
43:0	Reserved.

**MSRC000\_20F9 [UMC Deferred Error Address ] (MCA\_DEADDR\_UMC)**

Reset: 0000_0000_0000_0000h.	
The MCA::UMC::MCA_DEADDR_UMC register stores the address associated with the error in MCA::UMC::MCA_DESTAT_UMC. The register is only meaningful if MCA::UMC::MCA_DESTAT_UMC[Val]=1 and MCA::UMC::MCA_DESTAT_UMC[AddrV]=1. The lowest valid bit of the address is defined by MCA::UMC::MCA_DEADDR_UMC[LSB].	
MCA::UMC::MCA_DEADDR_UMC_instUMC_umc[1:0]_aliasMSR; MSRC000_2[10:0F]9	
Bits	Description
63:62	Reserved. Read-write. Reset: Cold,0.
61:56	<b>LSB.</b> Read-write, Volatile. Reset: Cold,0. Specifies the least significant valid bit of the address contained in MCA::UMC::MCA_DEADDR_UMC[ErrorAddr]. A value of 0 indicates that MCA::UMC::MCA_DEADDR_UMC[55:0] contains a valid byte address. A value of 6 indicates that MCA::UMC::MCA_DEADDR_UMC[55:6] contains a valid cache line address and that MCA::UMC::MCA_DEADDR_UMC[5:0] are not part of the address and should be ignored by error handling software. A value of 12 indicates that MCA::UMC::MCA_DEADDR_UMC[55:12] contain a valid 4KB memory page and that MCA::UMC::MCA_DEADDR_UMC[11:0] should be ignored by error handling software.
55:0	<b>ErrorAddr.</b> Read-write, Volatile. Reset: Cold,0. Contains the address, if any, associated with the error logged in MCA::UMC::MCA_DESTAT_UMC. The lowest-order valid bit of the address is specified in MCA::UMC::MCA_DEADDR_UMC[LSB].

**MSRC000\_20FA [UMC Machine Check Miscellaneous 1 ] (MCA\_MISC1\_UMC)**

Read-write. Reset: D000_0000_0100_0000h.	
Log miscellaneous information associated with errors, as defined by each error type.	
MCA::UMC::MCA_MISC1_UMC_instUMC_umc[1:0]_aliasMSR; MSRC000_2[10:0F]A	
Bits	Description
63	<b>Valid.</b> Read-write. Reset: 1. 1=A valid CntP field is present in this register.
62	<b>CntP.</b> Read-write. Reset: 1. 1=A valid threshold counter is present.
61	<b>Locked.</b> Read-write. Reset: 0. 1=Writes to this register are ignored. This bit is set by BIOS to indicate that this register is not available for OS use. BIOS should set this bit if ThresholdIntType is set to SMI.
60	<b>IntP.</b> Read-write. Reset: 1. 1=ThresholdIntType can be used to generate interrupts. 0=ThresholdIntType and interrupt generation are not supported.
59:52	Reserved.
51	<b>CntEn.</b> Read-write. Reset: 0. 1=Count thresholding errors.
50:49	<b>ThresholdIntType.</b> Read-write. Reset: Cold,0. Specifies the type of interrupt signaled when Ovrflw is set. 00b = No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]) to all cores. 10b = SMI trigger event. 11b = Reserved.
48	<b>Ovrflw.</b> Read-write. Reset: Cold,0. Set by hardware when ErrCnt transitions from FFEh to FFFh; also set by hardware if ErrCnt is initialized to FFFh and transitions from FFFh to 000h. When this field is set, ErrCnt no longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is generated.
47:44	Reserved.
43:32	<b>ErrCnt.</b> Read-write. Reset: Cold,0. This is written by software to set the starting value of the error counter. This is incremented by hardware when errors are logged. When this counter overflows, it stays at FFFh (no rollover). The threshold value, written by software, is (FFFh - the desired error count (the number of errors necessary in order for an interrupt to be taken)); the desired error count of 0 (a write value of FFFh) is not supported.
31:24	<b>BlkPtr.</b> Read-write. Reset: 1. 00h=Extended MISC MSR block is not valid. 01h=Extended MSR block is valid.
23:0	Reserved.

**MSRC001\_040F [UMC Machine Check Control Mask] (MCA\_CTL\_MASK\_UMC)**

Read-write. Reset: 0000_0000_0000_0000h.	
Inhibit detection of an error source.	
MCA::UMC::MCA_CTL_MASK_UMC_instUMC_umc[1:0]_aliasMSR; MSRC001_04[10:0F]	
Bits	Description
63:6	Reserved.
5	<b>WriteDataCrcErr.</b> Read-write. Reset: 0. Write data CRC error. A write data CRC error on the DRAM data bus.
4	<b>AddressCommandParityErr.</b> Read-write. Reset: 0. Address/command parity error. A parity error on the DRAM address/command bus.
3	<b>ApbErr.</b> Read-write. Reset: 0. Advanced peripheral bus error. An error on the advanced peripheral bus.
2	<b>SdpParityErr.</b> Read-write. Reset: 0. SDP parity error. A parity error on write data from the data fabric.
1	<b>WriteDataPoisonErr.</b> Read-write. Reset: 0. Data poison error.
0	<b>DramEccErr.</b> Read-write. Reset: 0. DRAM ECC error. An ECC error on a DRAM read.

**3.2.4.1 UMC Error Decode Tables***Table 54: MCA\_ADDR\_UMC Register*

Error Type	Bits	Description
DramEccErr	[55:39]	Reserved
	[39:4]	Reserved
WriteDataPoisonErr	[55:0]	Reserved
SdpParityErr	[55:0]	Reserved
ApbErr	[55:30]	Reserved
	[29:0]	Reserved
AddressCommandParityErr	[55:38]	Reserved
	[37:36]	Reserved
	[35:32]	Chip Select
	[31:0]	Reserved
WriteDataCrcErr	[55:38]	Reserved
	[37:36]	Reserved
	[35:32]	Chip Select
	[31:0]	Reserved

*Table 55: MCA\_SYND\_UMC Register*

Error Type	Bits	Description
DramEccErr	[17:16]	Reserved
	[15]	Software-Managed Bad Symbol ID Error
	[14]	Reserved
	[13:8]	Symbol. Only contains valid information if ErrorPriority indicates a corrected error.
	[7]	Reserved
	[6:4]	Cid. Specifies the rank multiply ID for supported DIMMs.
	[3]	Reserved
WriteDataPoisonErr	[2:0]	Chip Select
	[17:0]	Reserved

SdpParityErr	[17:0]	Reserved
ApbErr	[17:0]	Reserved
AddressCommandParityErr	[17:0]	Reserved
WriteDataCrcErr	[17:0]	Reserved

Table 56: MCA\_STATUS\_UMC[ErrorCodeExt] Decode

Error Type	Bits	Description
DramEccErr	[6:0]	0h
WriteDataPoisonErr	[6:0]	1h
SdpParityErr	[6:0]	2h
ApbErr	[6:0]	3h
AddressCommandParityErr	[6:0]	4h
WriteDataCrcErr	[6:0]	5h

### 3.2.5 Parameter Block

#### MSR0000\_044C [PB Machine Check Control] (MCA\_CTL\_PB)

Read-write. Reset: 0000_0000_0000_0000h.	
0=Disables error reporting for the corresponding error. 1=Enables error reporting via machine check exception for the corresponding error. The MCA::PB::MCA_CTL_PB register must be enabled by the corresponding enable bit in Core::X86::Msr::MCG_CTL. Does not affect error detection, correction, or logging.	
MCA::PB::MCA_CTL_PB_instPB_alias[MSR,MSRLEGACY]; MSR[C0002130,0000044C]	
Bits	Description
63:1	Reserved.
0	<b>EccError.</b> Read-write. Reset: 0. An ECC error in the Parameter Block RAM array.

#### MSR0000\_044D [PB Machine Check Status ] (MCA\_STATUS\_PB)

Reset: 0000_0000_0000_0000h.	
Logs information associated with errors.	
MCA::PB::MCA_STATUS_PB_instPB_alias[MSR,MSRLEGACY]; MSR[C0002131,0000044D]	
Bits	Description
63	<b>Val.</b> Reset: Cold,0. 1=A valid error has been detected. This bit should be cleared by software after the register has been read. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
62	<b>Overflow.</b> Reset: Cold,0. 1=An error was detected while the valid bit (Val) was set; at least one error was not logged. Overflow is set independently of whether the existing error is overwritten. See 3.1.8 [Machine Check Errors]. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
61	<b>UC.</b> Reset: Cold,0. 1=The error was not corrected by hardware. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
60	<b>En.</b> Reset: Cold,0. 1=MCA error reporting is enabled for this error, as indicated by the corresponding bit in MCA::PB::MCA_CTL_PB. This bit is a copy of bit in MCA::PB::MCA_CTL_PB for this error. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
59	<b>MiscV.</b> Reset: Cold,0. 1=Valid thresholding in MCA::PB::MCA_MISC0_PB. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-



	write-1.
58	<b>AddrV</b> . Reset: Cold,0. 1=MCA::PB::MCA_ADDR_PB contains address information associated with the error. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
57	<b>PCC</b> . Reset: Cold,0. 1=Hardware context held by the processor may have been corrupted. Continued operation of the system may have unpredictable results. The error is not recoverable or survivable, and the system should be reinitialized. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
56	<b>ErrCoreIdVal</b> . Reset: Cold,0. 1=The ErrCoreId field is valid. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
55	<b>TCC</b> . Reset: Cold,0. 0=The thread which consumed the error can be restarted reliably at the instruction pointer address pushed onto the exception handler stack if any uncorrected error has been corrected by software. 1=The thread which consumed the error is not restartable and must be terminated. Only meaningful when MCA::PB::MCA_STATUS_PB[PCC]=0. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
54	Reserved.
53	<b>SyndV</b> . Reset: Cold,0. 1=This error logged information in MCA::PB::MCA_SYND_PB. If MCA::PB::MCA_SYND_PB[ErrorPriority] is the same as the priority of the error in MCA::PB::MCA_STATUS_PB, then the information in MCA::PB::MCA_SYND_PB is associated with the error in MCA::PB::MCA_STATUS_PB. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
52:47	Reserved.
46	<b>CECC</b> . Reset: Cold,0. 1=The error was a correctable ECC error according to the restrictions of the ECC algorithm. UC indicates whether the error was actually corrected by the processor. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
45	<b>UECC</b> . Reset: Cold,0. 1=The error was an uncorrectable ECC error according to the restrictions of the ECC algorithm. UC indicates whether the error was actually corrected by the processor. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
44	<b>Deferred</b> . Reset: Cold,0. 1=A deferred error was created. A deferred error is the result of an uncorrectable data error which did not immediately cause a processor exception; an exception is deferred until the erroneous data is consumed. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
43	<b>Poison</b> . Reset: Cold,0. 1=The error was the result of attempting to consume poisoned data. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
42:38	Reserved.
37:32	<b>ErrCoreId</b> . Reset: Cold,0. When ErrCoreIdVal=1 this field indicates which core within the processor is associated with the error; Otherwise this field is reserved. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
31:22	Reserved.
21:16	<b>ErrorCodeExt</b> . Reset: Cold,0. Extended Error Code. This field is used to identify the error type for root cause analysis. This field indicates which bit position in MCA::PB::MCA_CTL_PB enables error

	reporting for the logged error. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
15:0	<b>ErrorCode.</b> Reset: Cold,0. Error code for this error. See 3.1.13 [Error Codes] for details on decoding this field. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.

**MSR0000\_044E [PB Machine Check Address ] (MCA\_ADDR\_PB)**

Read-only. Reset: 0000_0000_0000_0000h.	
MCA::PB::MCA_ADDR_PB stores an address and other information associated with the error in MCA::PB::MCA_STATUS_PB. The register is only meaningful if MCA::PB::MCA_STATUS_PB[Val]=1 and MCA::PB::MCA_STATUS_PB[AddrV]=1.	
MCA::PB::MCA_ADDR_PB_instPB_alias[MSR,MSRLEGACY]; MSR[C0002132,0000044E]	
Bits	Description
63:62	Reserved.
61:56	<b>LSB.</b> Read-only. Reset: Cold,0. Specifies the least significant valid bit of the address contained in MCA::PB::MCA_ADDR_PB[ErrorAddr]. A value of 0 indicates that MCA::PB::MCA_ADDR_PB[55:0] contains a valid byte address. A value of 6 indicates that MCA::PB::MCA_ADDR_PB[55:6] contains a valid cache line address and that MCA::PB::MCA_ADDR_PB[5:0] are not part of the address and should be ignored by error handling software. A value of 12 indicates that MCA::PB::MCA_ADDR_PB[55:12] contain a valid 4KB memory page and that MCA::PB::MCA_ADDR_PB[11:0] should be ignored by error handling software.
55:0	<b>ErrorAddr.</b> Read-only. Reset: Cold,0. Contains the address, if any, associated with the error logged in MCA::PB::MCA_STATUS_PB.

**MSR0000\_044F [PB Machine Check Miscellaneous 0 ] (MCA\_MISC0\_PB)**

Reset: D000_0000_0100_0000h.	
Log miscellaneous information associated with errors.	
MCA::PB::MCA_MISC0_PB_instPB_alias[MSR,MSRLEGACY]; MSR[C0002133,0000044F]	
Bits	Description
63	<b>Valid.</b> Reset: 1. 1=A valid CntP field is present in this register. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.
62	<b>CntP.</b> Reset: 1. 1=A valid threshold counter is present. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.
61	<b>Locked.</b> Reset: 0. 1=Writes to this register are ignored. This bit is set by BIOS to indicate that this register is not available for OS use. BIOS should set this bit if ThresholdIntType is set to SMI. AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.
60	<b>IntP.</b> Reset: 1. 1=ThresholdIntType can be used to generate interrupts. 0=ThresholdIntType and interrupt generation are not supported. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   ~MCA::PB::MCA_MISC0_PB[Locked]) ? Read-write : Read-only.
59:56	Reserved.
55:52	<b>LvtOffset.</b> Reset: 0. One per die. For error thresholding interrupts, specifies the address of the LVT entry in the APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see Core::X86::Apic::ExtendedInterruptLvtEntries). AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   ~MCA::PB::MCA_MISC0_PB[Locked]) ? Read-write : Read-only.
51	<b>CntEn.</b> Reset: 0. 1=Count thresholding errors. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   ~MCA::PB::MCA_MISC0_PB[Locked]) ? Read-write : Read-only.

50:49	<b>ThresholdIntType</b> . Reset: Cold,0. Specifies the type of interrupt signaled when Ovrflw is set and IntP==1. 00b = No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]). 10b = SMI trigger event. 11b = Reserved. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   ~MCA::PB::MCA_MISC0_PB[Locked]) ? Read-write : Read-only.
48	<b>Ovrflw</b> . Reset: Cold,0. Set by hardware when ErrCnt transitions from FFEh to FFFh. When this field is set, ErrCnt no longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is generated. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   ~MCA::PB::MCA_MISC0_PB[Locked]) ? Read-write : Read-only.
47:44	Reserved.
43:32	<b>ErrCnt</b> . Reset: Cold,0. This is written by software to set the starting value of the error counter. This is incremented by hardware when errors are logged. When this counter overflows, it stays at FFFh (no rollover). The threshold value, written by software, is (FFFh - the desired error count (the number of errors necessary in order for an interrupt to be taken)); the desired error count of 0 (a write value of FFFh) is not supported. AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   ~MCA::PB::MCA_MISC0_PB[Locked]) ? Read-write : Read-only.
31:24	<b>BlkPtr</b> . Read-write. Reset: 1. 00h=Extended MISC MSR block is not valid. 01h=Extended MSR block is valid.
23:0	Reserved.

**MSRC000\_2134 [PB Machine Check Configuration] (MCA\_CONFIG\_PB)**

Reset: 0000_0002_0000_0021h.	
Controls configuration of the associated machine check bank.	
MCA::PB::MCA_CONFIG_PB_instPB_aliasMSR; MSRC0002134	
Bits	Description
63:39	Reserved.
38:37	<b>DeferredIntType</b> . Read-write. Reset: 0. Specifies the type of interrupt signaled when a deferred error is logged. 00b = No interrupt. 01b = APIC based interrupt (see Core::X86::Msr::McaIntrCfg[DeferredLvtOffset]). 10b = SMI trigger event. 11b = Reserved.
36:34	Reserved.
33	Reserved. Read-write. Reset: 1.
32	<b>McaXEnable</b> . Read-write. Reset: 0. Init: BIOS,1h. Check: 1h. 1=Software has acknowledged support for the MCAX feature set. 0=Software has not acknowledged support for the MCAX feature set. All uncorrected and fatal errors will cause an ErrorEvent packet to be generated. Deferred error interrupts are configured via Core::X86::Msr::McaIntrCfg.
31:6	Reserved.
5	<b>DeferredIntTypeSupported</b> . Read-only. Reset: 1. 1=MCA::PB::MCA_CONFIG_PB[DeferredIntType] controls the type of interrupt generated on a deferred error. Deferred errors are supported in this bank only if MCA::PB::MCA_CONFIG_PB[DeferredErrorLoggingSupported]=1.
4:3	Reserved.
2	<b>DeferredErrorLoggingSupported</b> . Read-only. Reset: 0. 1=Deferred errors are supported in this MCA bank, and the LogDeferredInMcaStat field in this register controls the logging behavior of these errors. MCA_DESTAT and MCA_DEADDR are supported in this MCA bank. 0=Deferred errors are not supported in this bank.
1	Reserved.
0	<b>McaX</b> . Read-only. Reset: 1. 1=This bank provides Machine Check Architecture Extensions. Up to 4 additional MISC registers (MISC1-MISC4) are supported. MCA::PB::MCA_MISC0_PB[BlkPtr] indicates the presence of the additional MISC registers, but is not used to determine their MSR numbers. Deferred error interrupt type is specifiable by MCA bank. MCA::PB::MCA_STATUS_PB[TCC] is

	present.
--	----------

**MSRC000\_2135 [PB IP Identification] (MCA\_IPID\_PB)**

Reset: 0000\_0005\_0000\_0000h.

The MCA::PB::MCA\_IPID\_PB register is used by software to determine what IP type and revision is associated with the MCA bank.

MCA::PB::MCA\_IPID\_PB\_instPB\_aliasMSR; MSRC0002135

Bits	Description
63:48	<b>McaType</b> . Read-only. Reset: 0. The McaType of the MCA bank within this IP.
47:44	Reserved.
43:32	<b>HardwareID</b> . Read-only. Reset: 005h. The Hardware ID of the IP associated with this MCA bank.
31:0	<b>InstanceId</b> . Read-write. Reset: 0. The instance ID of this IP. This is initialized to a unique ID per instance of this register.

**MSRC000\_2136 [PB Machine Check Syndrome ] (MCA\_SYND\_PB)**

Read-write, Volatile. Reset: 0000\_0000\_0000\_0000h.

Logs physical location information associated with error in MCA::PB::MCA\_STATUS\_PB Thread 0

MCA::PB::MCA\_SYND\_PB\_instPB\_aliasMSR; MSRC0002136

Bits	Description
63:33	Reserved.
32	<b>Syndrome</b> . Read-write, Volatile. Reset: Cold, 0. Contains the syndrome, if any, associated with the error logged in MCA::PB::MCA_STATUS_PB. The low-order bit of the syndrome is stored in bit 0, and the syndrome has a length specified by MCA::PB::MCA_SYND_PB[Length]. The Syndrome field is only valid when MCA::PB::MCA_SYND_PB[Length] is not 0.
31:27	Reserved.
26:24	<b>ErrorPriority</b> . Read-write, Volatile. Reset: Cold, 0. Encodes the priority of the error logged in MCA::PB::MCA_SYND_PB. 3'b0 = No error; 3'b1 = Reserved; 3'b10 = Corrected Error; 3'b11 = Deferred Error; 3'b100 = Uncorrected Error; 3'b101 = Fatal Error; all others reserved.
23:18	<b>Length</b> . Read-write, Volatile. Reset: Cold, 0. Specifies the length in bits of the syndrome contained in MCA::PB::MCA_SYND_PB[Syndrome]. A value of 0 indicates that there is no valid syndrome in MCA::PB::MCA_SYND_PB. For example, a syndrome length of 9 means that MCA::PB::MCA_SYND_PB[Syndrome] bits [8:0] contains a valid syndrome.
17:0	<b>ErrorInformation</b> . Read-write, Volatile. Reset: Cold, 0. Contains error-specific information about the location of the error. Decoding is available in Table 58 [MCA_SYND_PB Register].

**MSRC001\_0413 [PB Machine Check Control Mask] (MCA\_CTL\_MASK\_PB)**

Read-write. Reset: 0000\_0000\_0000\_0000h.

Inhibit detection of an error source.

MCA::PB::MCA\_CTL\_MASK\_PB\_instPB\_aliasMSR; MSRC0010413

Bits	Description
63:1	Reserved.
0	<b>EccError</b> . Read-write. Reset: 0. An ECC error in the Parameter Block RAM array.

**3.2.5.1 PB Error Decode Tables**

Table 57: MCA\_ADDR\_PB Register

Error Type	Bits	Description
EccError	[55:0]	Reserved

*Table 58: MCA\_SYND\_PB Register*

Error Type	Bits	Description
EccError	[17:0]	Reserved

*Table 59: MCA\_STATUS\_PB[ErrorCodeExt] Decode*

Error Type	Bits	Description
EccError	[6:0]	0h

## 4 UMC

### 4.1 UMC Overview

Each processor die includes two Unified Memory Controllers (UMC). Each UMC controls one DDR4 channel, either 64-bit or 72-bit with ECC.

The UMC interfaces to the system via the Data Fabric (DF) Coherent Slave. The UMC operates on normalized addresses which only include address bits within a UMC's populated memory address range. The physical to normalized address translation varies based on various Data Fabric settings. The normalized address to DRAM translation is performed by the UMC.

The following restrictions limit the DRAM and DIMM types and configurations supported by the UMC:

- DDR4 DRAM devices.
- All UMCs are required to operate at the same MEMCLK frequency, regardless of the channel.
- Mixing of DIMM base module types within a channel is not supported.
- Mixing of ECC and non-ECC DIMMs within a channel is not supported.
- DIMMs with asymmetrical DRAM package types are not supported.
- Additional AM4 package rules:
  - x4 devices are not supported.

#### 4.1.1 UMC Frequency Support

The motherboard should comply with the relevant AMD socket motherboard design guideline (MBDG) to achieve the rated speeds. In cases where MBDG design options exist, lower-quality options may compromise the maximum achievable speed; motherboard designers should assess the tradeoffs.

## List of Namespaces

Namespace	Heading(s)
Core::X86::Apic	2.1.10.2.2 [Local APIC Registers]
Core::X86::Cpuid	2.1.11.1 [CPUID Instruction Functions]
Core::X86::Msr	2.1.12.1 [MSRs - MSR0000_xxxx] 2.1.12.2 [MSRs - MSRC000_0xxx] 2.1.12.4 [MSRs - MSRC001_0xxx] 2.1.12.5 [MSRs - MSRC001_1xxx]
Core::X86::Pmc::Core	2.1.13.2 [Large Increment per Cycle Events] 2.1.13.3.1 [Floating Point (FP) Events] 2.1.13.3.2 [LS Events] 2.1.13.3.3 [IC and BP Events] 2.1.13.3.4 [DE Events] 2.1.13.3.5 [EX (SC) Events] 2.1.13.3.6 [L2 Cache Events.]
Core::X86::Pmc::L3	2.1.13.4.1 [L3 Cache PMC Events]
Core::X86::Smm	2.1.10.1.6 [System Management State]
IO	2.1.7 [PCI Configuration Legacy Access]
MCA::CS	3.2.3.1 [CS]
MCA::DE	3.2.1.4 [DE]
MCA::EX	3.2.1.5 [EX]
MCA::FP	3.2.1.6 [FP]
MCA::IF	3.2.1.2 [IF]
MCA::L2	3.2.1.3 [L2]
MCA::L3	3.2.2 [L3 Cache]
MCA::LS	3.2.1.1 [LS]
MCA::PB	3.2.5 [Parameter Block]
MCA::PIE	3.2.3.2 [PIE]
MCA::UMC	3.2.4 [UMC]

## List of Definitions

**ABS**: ABS(integer expression): Remove sign from signed value.

**AGESA™**: AMD Generic Encapsulated Software Architecture.

**AM4**: Desktop, single die, single socket. For client platform. DDR4.

**AP**: Applications Processor.

**APML**: Advanced Platform Management Link.

**BAPM**: Bidirectional Application Power Management.

**BAR**: The BAR, or base address register, physical register mnemonic format is of the form PREFIXxZZZ.

**BCD**: Binary Coded Decimal number format.

**BCS**: Base Configuration Space.

**BERT**: Bit Error Rate Tester. A piece of test equipment that generate arbitrary test patterns and checks that a device under test returns them without errors.

**BIST**: Built-In Self-Test. Hardware within the processor that generates test patterns and verifies that they are stored correctly (in the case of memories) or received without error (in the case of links).

**BSC**: Boot strap core. Core 0 of the BSP.

**BSP**: Boot strap processor.

**C-states**: These are ACPI defined core power states. C0 is operational. All other C-states are low-power states in which the processor is not executing code. See docACPI.

**Canonical-address**: An address in which the state of the most-significant implemented bit is duplicated in all the remaining higher-order bits, up to bit 63.

**CCX**: Core Complex where more than one core shares L3 resources.

**CEIL**: CEIL(real expression): Rounds real number up to nearest integer.

**CMP**: Specifies the core number.

**COF**: Current operating frequency of a given clock domain.

**Configurable**: Indicates that the access type is configurable as described by the documentation.

**CoreCOF**: Core current operating frequency in MHz. CoreCOF = (Core::X86::Msr::PStateDef[CpuFid[7:0]]/Core::X86::Msr::PStateDef[CpuFid])\*200.

**COUNT**: COUNT(integer expression): Returns the number of binary 1's in the integer.

**CpuCoreNum**: Specifies the core number.

**CPUID**: The CPUID, or x86 processor identification state, physical register mnemonic format is of the form CPUID FnXXXX\_XXXX\_EiX[\_xYYY], where XXXX\_XXXX is the hex value in the EAX and YYY is the hex value in ECX.

**DID**: Divisor Identifier. Specifies the post-PLL divisor used to reduce the COF.

**docACPI**: Advanced Configuration and Power Interface (ACPI) Specification. <http://www.acpi.info>.

**docAM4**: Socket AM4 Processor Functional Data Sheet, order# 55509.

**docAPM1**: AMD64 Architecture Programmer's Manual Volume 1: Application Programming, order# 24592.

**docAPM2**: AMD64 Architecture Programmer's Manual Volume 2: System Programming, order# 24593.

**docAPM3**: AMD64 Architecture Programmer's Manual Volume 3: Instruction-Set Reference, order# 24594.

**docAPM4**: AMD64 Architecture Programmer's Manual Volume 4: 128-Bit and 256-Bit Media Instructions, order# 26568.

**docAPM5**: AMD64 Architecture Programmer's Manual Volume 5: 64-Bit Media and x87 Floating-Point Instructions, order# 26569.

**docAPML**: Advanced Platform Management Link (APML) Specification, order #41918.

**docIOMMU**: AMD I/O Virtualization Technology (IOMMU) Specification, order# 48882.

**docJEDEC**: JEDEC Standards. <http://www.jedec.org>.

**docPCIe**: PCI Express® Specification. <http://www.pcisig.org>.

**docPCIB**: PCI Local Bus Specification. <http://www.pcisig.org>.

**docRAS**: RAS Feature Enablement for AMD Family 17h Models 00h-0Fh, order# 55987.

**docRevG**: Revision Guide for AMD Family 17h Models 00h-0Fh Processors, order# 55449.

**Doubleword**: A 32-bit value.

**Downcoring**: Removal of cores.

**DW**: Doubleword.

**ECS**: Extended Configuration Space.

**EDC**: Electrical design current. Indicates the maximum current the voltage rail can demand for a short, thermally insignificant time.

**Error-on-read**: Error occurs on read.

**Error-on-write**: Error occurs on write.

**Error-on-write-0**: Error occurs on bitwise write of 0.

**Error-on-write-1**: Error occurs on bitwise write of 1.

**FCH**: The integrated platform subsystem that contains the IO interfaces and bridges them to the system BIOS. Previously included in the Southbridge.

**FDS**: Functional Data Sheet. There is one FDS for each package type. See docSAM4.

**FID**: Frequency Identifier. Specifies the PLL frequency multiplier for a given clock domain.

**FLOOR**: FLOOR(integer expression): Rounds real number down to nearest integer.

**GB**: Gbyte or Gigabyte; 1,073,741,824 bytes.

**HTC**: Hardware Thermal Control.

**IBS**: Instruction based sampling.

**Inaccessible**: Not readable or writable (e.g., Hide ? Inaccessible : Read-Write).

**IO**: IO range register.

**IP**: In electronic design a semiconductor Intellectual Property, IP, or IP block is a reusable unit of logic, cell, or integrated circuit layout design that is the intellectual property of one party.

**KB**: Kbyte or Kilobyte; 1024 bytes.

**L3**: Level 3 Cache. The L3 term is also in Addrmaps to enumerate CCX units.

**LINT**: Local interrupt.

**LVT**: Local vector table. A collection of APIC registers that define interrupts for local events (e.g., APIC[530:500] [Extended Interrupt [3:0] Local Vector Table]).

**MAX**: MAX(integer expression list): Picks maximum integer or real value of comma separated list.

**MB**: Megabyte; 1024 KB.

**Micro-op**: Micro-op. Instructions have variable-length encoding and many perform multiple primitive operations. The processor does not execute these complex instructions directly, but, instead, decodes them internally into simpler fixed-length instructions called macro-ops. Processor schedulers subsequently break down macro-ops into sequences of even simpler instructions called micro-ops, each of which specifies a single primitive operation.

**MIN**: MIN(integer expression list): Picks minimum integer or real value of comma separated list.

**MMIO**: Memory-Mapped Input-Output range. This is physical address space that is mapped to the IO functions such as the IO links or MMIO configuration.

**MSR**: The MSR, or x86 model specific register, physical register mnemonic format is of the form MSRXXXX\_XXXX, where XXXX\_XXXX is the hexadecimal MSR number. This space is accessed through x86 defined RDMSR and WRMSR instructions.

**MTRR**: Memory-type range register. The MTRRs specify the type of memory associated with various memory ranges.

**NBC**: NBC = (CPUID Fn00000001\_EBX[LocalApicId[3:0]]==0). Node Base Core. The lowest numbered core in the node.

**Node**: A node, is an integrated circuit device that includes one to 8 cores (one or two Core Complexes).

**NTA**: Non-Temporal Access.

**OW**: Octword. An 128-bit value.

**PCICFG**: The PCICFG, or PCI defined configuration space, physical register mnemonic format is of the form DXFYxZZZ.

**PDM**: Processor debug mode.

**PMC**: The PMC, or x86 performance monitor counter, physical register mnemonic format is any of the forms {PMCxXXX, L2IPMCxXXX, NBPMCxXXX}, where XXX is the performance monitor select.

**POW**: POW(base, exponent): POW(x,y) returns the value x to the power of y.

**Processor**: A package containing one or more Nodes. See Node.

**PSI**: Power Status Indicator.

**PTE**: Page table entry.

**QW**: Quadword. A 64-bit value.

**Read**: Readable; must be associated with one of the following {Write-once, Write-1-only, Write-1-to-clear, Error-on-write}.

**Read-only**: Readable; writes are ignored.

**Read-write**: Readable and writable.



**REFCLK:** Reference clock. Refers to the clock frequency (100 MHz) or the clock period (10 ns) depending on the context used.

**Reserved-write-as-0:** Reads are undefined. Must always write 0.

**Reserved-write-as-1:** Reads are undefined. Must always write 1.

**ROUND:** ROUND(real expression): Rounds to the nearest integer; halfway rounds away from zero.

**RX:** Receiver.

**Shutdown:** A state in which the affected core waits for either INIT, RESET, or NMI. When shutdown state is entered, a shutdown special cycle is sent on the IO links.

**Slam:** Refers to changing the voltage to a new value in one step (as opposed to stepping).

**SMAF:** System Management Action Field. This is the code passed from the SMC to the processors in STPCLK assertion messages.

**SMC:** System Management Controller. This is the platform device that communicates system management state information to the processor through an IO link, typically the system IO hub.

**SMI:** System management interrupt.

**SMM:** System Management Mode.

**SMT:** Simultaneous multithreading. See

Core::X86::Cpuid::CoreId[ThreadsPerCore].

**SVM:** Secure virtual machine.

**TCC:** Temperature Calculation Circuit.

**Tctl:** Processor Temperature control value.

**TDC:** Thermal Design Current. See the AMD Infrastructure Roadmap, #41482.

**TDP:** Thermal Design Power. A power consumption parameter that is used in conjunction with thermal specifications to design appropriate cooling solutions for the processor.

**Thread:** One architectural context for instruction execution.

**Token:** A scheduler entry used in various Northbridge queues to track outstanding requests.

**TX:** Transmitter.

**UI:** Unit interval. This is the amount of time equal to one half of a clock cycle.

**UMI:** Unified Media Interface. The link between the processor and the FCH.

**UNIT:** UNIT(register field reference): Input operand is a register field reference that contains a valid values table that defines a value with a unit (e.g., clocks, ns, ms, etc). This function takes the value in the register field and returns the value associated with the unit (e.g., If the field had a valid value definition where 1010b was defined as 5 ns). Then if the field had the value of 1010b, then UNIT() would return the value 5.

**Unpredictable:** The behavior of both reads and writes is unpredictable.

**VDD:** Main power supply to the processor core logic.

**VID:** Voltage level identifier.

**Volatile:** Indicates that a register field value may be modified by hardware, firmware, or microcode when fetching the first instruction and/or might have read or write side effects. No read may depend on the results of a previous read and no write may be omitted based on the value of a previous read or write.

**VRM:** Voltage Regulator Module.

**WDT:** Watchdog timer. A timer that detects activity and triggers an error if a specified period of time expires without the activity.

**Write-0-only:** Writing a 0 clears to a 0; Writing a 1 has no effect. If not associated with Read, then reads are undefined.

**Write-1-only:** Writing a 1 sets to a 1; Writing a 0 has no effect. If not associated with Read, then reads are undefined.

**Write-1-to-clear:** Writing a 1 clears to a 0; Writing a 0 has no effect. If not associated with Read, then reads are undefined.

**Write-once:** Capable of being written once; all subsequent writes have no effect. If not associated with Read, then reads are undefined.

**Write-only:** Writable. Reads are undefined.

**XBAR:** Cross bar; command packet switch.

## Memory Map - MSR

Physical Mnemonic	Namespace
0000_0000...0000_0001	MCA::LS
0000_0010...0000_02FF	Core::X86::Msr
0000_0400...0000_0403	MCA::LS
0000_0404...0000_0407	MCA::IF
0000_0408...0000_040B	MCA::L2
0000_040C...0000_040F	MCA::DE
0000_0414...0000_0417	MCA::EX
0000_0418...0000_041B	MCA::FP
0000_041C...0000_043B	MCA::L3
0000_043C...0000_0443	MCA::UMC
0000_044C...0000_044F	MCA::PB
0000_0450...0000_0457	MCA::CS
0000_0458...0000_045B	MCA::PIE
C000_0080...C000_0410	Core::X86::Msr
C000_2000...C000_2009	MCA::LS
C000_2010...C000_2016	MCA::IF
C000_2020...C000_2029	MCA::L2
C000_2030...C000_2036	MCA::DE
C000_2050...C000_2056	MCA::EX
C000_2060...C000_2066	MCA::FP
C000_2070...C000_20E9	MCA::L3
C000_20F0...C000_210A	MCA::UMC
C000_2130...C000_2136	MCA::PB
C000_2140...C000_2159	MCA::CS
C000_2160...C000_2169	MCA::PIE
C001_0000...C001_029B	Core::X86::Msr
C001_0400	MCA::LS
C001_0401	MCA::IF
C001_0402	MCA::L2
C001_0403	MCA::DE
C001_0405	MCA::EX
C001_0406	MCA::FP
C001_0407...C001_040E	MCA::L3
C001_040F...C001_0410	MCA::UMC
C001_0413	MCA::PB
C001_0414...C001_0415	MCA::CS
C001_0416	MCA::PIE
C001_1002...C001_103C	Core::X86::Msr

## Memory Map - Main Memory

Physical Mnemonic	Namespace
{Core::X86::Msr::APIC_BAR[ApicBar[47:12]] , 000h}: APICx020...x530	Core::X86::Apic