#### **CITADEL** | Securities

#### Dissecting the Volta GPU Architecture through Microbenchmarking GTC 2018

Zhe Jia, Marco Maggioni, Benjamin Staiger, Daniele P. Scarpazza High-Performance Computing Group

### Everything You Ever Wanted To Know About Volta

- Micro-architectural details matter crucial to achieve peak performance
- Hard to keep up-to-date
  - new GPU generations every year
  - complexity increases at every generation
- Everything is better on Volta... but how much?
- · We describe the inner workings of Volta
  - instruction encoding
  - size, properties, performance of each level in the memory hierarchy
  - latency of instructions
  - performance of atomic operations
  - performance of Tensor Cores and how their instructions operate
  - floating point throughput, at different precisions
  - host-device and peer-to-peer performance; both for PCI and NVLink devices
  - compare all findings against Pascal, Maxwell, Kepler
- ... a lot more than fits in a GTC presentation: technical report to come

## Why Architectural Details Matter

- Example: simplest matrix-matrix multiplication core
  - we wrote it in CUDA C
  - compiled it with NVCC
  - we patched the binary instructions to
    - apply a better register mapping
    - increase use of register reuse caches
  - achieved a +15.4% speedup
  - this would be impossible without knowing
    - · how instructions are encoded and
    - · how register files are organized
    - ... and we discovered both in this very work
- · Limitations of our approach
  - optimizing at such a low level requires substantial effort; it might not be worth it, except in very specific cases
  - our optimizations are device-dependent and not portable to future GPU generations
  - in a vast majority of cases, CUDA libraries and the NVCC compiler offer an excellent level of optimization and portability at the same time
  - optimizations delivered by NVCC and CUDA libraries will carry over to the next GPU generations for free

#### **CITADEL** | Securities

## Microarchitectural Details Matter: A Case Study

Simplest matrix multiplication kernel imaginable



```
float reg_A[8], reg_B[8], reg_C[64];
for (int k=0; k<512; k++) {
    // ...
    for (int i = 0; i<8; i++)
        for (int j = 0; j<8; j++)
            reg_C[i*8+j] += reg_A[i]*reg_B[j];
    // ...
}</pre>
```

#### Case Study: Register Mapping Makes A Difference

- Volta register file has two 64-bit banks (bank 0 & bank 1)
- Conflict: all 3 operand registers in the same bank
- Bank 0: even numbered registers, e.g. R0, R2, R4, R6 ...
- Bank 1: odd numbered registers, e.g. R1, R3, R5, R7 ...
- Kepler, Maxwell and Pascal: 4 banks
- Elapsed time of identical "FFMA R6, R97, R99, RX" sequence
- R97 and R99 are in bank 1
- When RX is in bank 1, longer execution time



#### Case Study: Register Mapping Makes A Difference

				12	13	14	15	8	9	10	11	← Reg_A
			I									
Ð		80		16	17	18	19	20	21	22	23	Bank 0
		81		24	25	26	27	28	29	30	31	Bank 1
Ĭ	m	82		32	33	34	35	36	37	38	39	
ň		83		40	41	42	43	44	45	46	47	
	) Gé	4		48	49	50	51	52	53	54	55	← Reg_C
	ш	5		56	57	58	59	60	61	62	63	
		6		64	65	66	67	68	69	70	71	
		7		72	73	74	75	76	77	78	79	
	Pogiet	or m	nnin	a wo	adar	st in d		ntimi	zation	<b>.</b> .		
	negisi		appin	y we	auur		Jui O		Latio	1.		
				12	13	14	15	8	9	10	11	← Reg_A
					_							
		80		17	25	33	41	49	57	65	73	Bank 0
		81		16	24	32	40	48	56	64	72	Bank 1
D	ш	82		19	27	35	43	51	59	67	75	
7		83		18	26	34	42	50	58	66	74	
-	je	4		21	29	37	45	53	61	69	77	← Reg_C
	ш.	5		20	28	36	44	52	60	68	76	U=
		6		23	31	39	47	55	63	71	79	
		7		22	30	38	46	54	62	70	78	

() <del>,</del> ()

**Aftar** 

#### Case Study: Reuse Caches Makes A Difference

before optimization	after reuse cache optimization
FFMA R16, R12, R80, R16	FFMA R17, R12.reuse, R80.reuse, R17
FFMA R17, R80.reuse, R13, R1	17 FFMA R16, R12, R81.reuse, R16
FFMA R18, R80.reuse, R14, R1	18 FFMA R25, R13.reuse, R80.reuse, R25
FFMA R19, R80, R15, R19	FFMA R24, R13, R81.reuse, R24
FFMA R20, R80.reuse, R8, R20	FFMA R33, R14.reuse, R80.reuse, R33
FFMA R21, R80.reuse, R9, R21	1 FFMA R32, R14, R81.reuse, R32
FFMA R22, R80.reuse, R10, R2	FFMA R41, R15.reuse, R80.reuse, R41
FFMA R23, R80, R11, R23	FFMA R40, R15, R81.reuse, R40
FFMA R24, R12, R81.reuse, R2	FFMA R49, R8.reuse, R80.reuse, R49
FFMA R25, R13, R81, R25	FFMA R48, R8, R81.reuse, R48
FFMA R26, R14, R81.reuse, R2	26 FFMA R57, R9.reuse, R80.reuse, R57
FFMA R27, R15, R81.reuse, R2	27 FFMA R56, R9, R81.reuse, R56
FFMA R28, R8, R81.reuse, R28	FFMA R65, R10.reuse, R80.reuse, R65
FFMA R29, R9, R81.reuse, R29	FFMA R64, R10.reuse, R81.reuse, R64
FFMA R30, R10, R81.reuse, R3	30   FFMA R73, R11.reuse, R80, R73

Performance improvement (128 threads): +15.4%

. . .

. . .

#### How Volta Encodes Instructions And Control

#### control for 7 instructions

Kepler:			/* 0x08a0bc80c0a08cc0 */
	/*0008*/	MOV R1, c[0x0][0x44];	/* 0x64c03c00089c0006 */
	/*0010*/	S2R R0, SR_CTAID.X;	/* 0x86400000129c0002 */
	/*0018*/	S2R R3, SR_TID.X;	/* 0x86400000109c000e */
	/*0020*/	IMAD R0, R0, c[0x0][0x28], R3;	/* 0x51080c00051c0002 */
	/*0028*/	S2R R4, SR_CLOCKLO;	/* 0x86400000281c0012 */
	/*0030*/	MEMBAR.CTA;	/* 0x7cc00000001c0002 */
	/*0038*/	LOP32I.AND R2, R3, Øxfffffffc;	/* 0x207ffffffe1c0c08 */
		control for 3 inst	ructions
Maxwell			<pre>/* 0x001c7c00e22007f6 */</pre>
Pascal:	/*0008*/	MOV R1, c[0x0][0x20];	/* 0x4c98078000870001 */
	/*0010*/	S2R R0, SR_CTAID.X;	/* 0xf0c8000002570000 */
	/*0018*/	S2R R2, SR_TID.X;	/* 0xf0c8000002170002 */
		control for 1 inst	ruction
Volta	/*0000*/	eontrol for 1 inst @!PT SHFL.IDX PT, RZ, RZ, RZ, RZ,	ruction /* 0x000000fffffff389 */

Width (bits)	4	6	3	3	1	4
Meaning	Reuse flags	Wait barrier mask	Read barrier index	Write barrier index	Yield flag	Stall cycles

#### **E** CITADEL | Securities

## Volta Memory Hierarchy



- 4 Processing Blocks (PB) on every Streaming Multiprocessor (SM)
- 80 SMs on Every GPU
- 3 levels of instruction cache: L0 is private to every PB
- 3 levels of constant cache
- 2 levels of data cache: L1 combined with shared memory

memory hierarchy for V100 GPU

#### Memory Hierarchy: Volta vs. Pascal

V100

P100



	P100	V100	
N of SMs	56	80	
Processing block per SM	2	4	

- Volta instruction cache: 12 KiB L0 in every processing block, no L1
  - Pascal instruction cache: no L0, 8 KiB L1 in every SM
- Volta has combined L1 cache/shared memory

### Floating Point Performance On V100



- Matrix-matrix multiplication performance with cuBLAS from CUDA 9.0
- Measured half precision performance is 5.7x of single precision performance
- cuBLAS library achieves 70% of peak performance on Tensor cores
- Theoretical performance
  - Half precision: 113 TFLOPS
  - Single precision: 14 TFLOPS
  - Double precision: 7 TFLOPS

### Combined L1 Cache/Shared Memory

Volta is like Kepler: L1 and shared memory are combined Low latency, high bandwidth



 new replacement policy: Volta keeps replacing the same cache lines first when L1 is saturated.

#### Instruction Latency: Improved

Instruction latency on Volta: widely improved

Architecture	Instructions	Latency (cycles)
Pascal	BFE, BFI, IADD, IADD32I, FADD, FMUL, FFMA, FMNMX, HADD2, HMUL2, HFMA2, IMNMX, ISCADD, LOP, LOP32I, LOP3, MOV, MOV32I, SEL, SHL, SHR, VADD, VABSDIFF, VMNMX, XMAD	6
	DADD, DMUL, DFMA, DMNMX	8
	FSET, DSET, DSETP, ISETP, FSETP	12
	POPC, FLO, MUFU, F2F, F2I, I2F, I2I	14
	IMUL, IMAD	~86
Volta	IADD3, SHF, LOP3, SEL, MOV, FADD, FFMA, FMUL, ISETP, FSET, FSETP,	4
	IMAD, FMNMX, DSET, DSETP,	5
	HADD2, HMUL2, HFMA2	6
	DADD, DMUL, DFMA,	8
	POPC,	10
	FLO, BREV, MUFU	14

#### Tensor Cores: How Do They Work

- use warp-level primitive "wmma::mma\_sync" to calculate acc\_frag(16x16) += a\_frag(16x16) x b\_frag(16x16)
- 32 threads in a warp are divided in 8 groups,
- every 4 threads update an area in acc\_frag



#### **Tensor Cores: How Do They Work**



- At compile time, NVCC translates one "wmma::mma\_sync" to 16 "HMMA" instructions
- We call every 4 instructions a "set"
- At run time, different sets read from different areas in a\_frag and b\_frag, accumulate into same positions in acc\_frag
- Within every set, different "STEP" flags control the updating in different areas of acc\_frag

#### Shared Memory Performance: From Kepler To Volta

- Shared memory
  - Latency decreases significantly from Kepler to Volta
  - Bandwidth increase **significantly** after Maxwell



Shared memory bandwidth

## Global Memory: From Kepler To Volta

Bandwidth increases significantly thanks to HBM2 memory



Global memory bandwidth

#### Atomic Instructions: From Kepler To Volta

- Volta has the fastest atomic operations on shared memory in all contention scenarios
- On global memory, Volta doesn't win
- Kepler: shared memory atomics are very slow because they are emulated

		Shared	memory		Global memory			
Contention	V100	P100	M60	K80	V100	P100	M60	K80
None	6	15	17	93	36	26	24	29
2 threads	7	17	19	214	31	31	26	69
4 threads	11	19	25	460	32	48	41	96
8 threads	18	30	31	952	41	48	41	152
16 threads	24	46	47	1936	58	50	46	264
32 threads	66	78	79	4257	76	50	46	488

#### What Hasn't Changed Across GPU Generations

#### Unified L2 data cache

- For all data, constant memory and instruction accesses
- Memory copy operations populate the L2 cache
- TLB (Kepler and Maxwell: 2 levels, Pascal and Volta: 3 levels)
  - L1 cache is indexed by virtual addresses
  - L2 cache is indexed by physical addresses
- 3 levels of constant cache (L1, L1.5 and L2)
  - 4-way L1 with 64 B lines
  - L1 and L1.5 are private to every SM
  - L2 constant cache is shared by all SMs
- 3 levels of Instruction cache
  - Volta: L0 (per processing block), L1 (per SMX) and L2 (all SMX)
  - Kepler to Pascal: L1&L1.5 (per SMX), L2 (all SMX)

#### **CITADEL** | Securities

### Stay tuned for our Technical Report

- all these findings and much more!
- in a 60+-page technical report
- we will publish it on arxiv.org
- April 9<sup>th</sup> 2018
- Stay tuned!

Dissecting the
Volta GPU Architecture
via Microbenchmarking

Technical Report Draft; Citadel designation here.

#### Zhe Jia, Marco Maggioni, Benjamin Staiger, Daniele P. Scarpazza

CITADEL | See

meas	ured on PCI-E cards.					
		Volta V100 GV100	Pascal P100 GP100	Pascal P4 GP104	Maxwell M60 GM204	Kepler K80 GK210
Registers	Number of banks bank width	2 64 bit	4 32 bit	4 32 bit	4 32 bit	4 32 bit
L1 data	Size Line size	32128 KiB 32 B	24 KiB 32 B	24 KiB 32 B	24 KiB 32 B	1648 KiB 128 B
	Hit latency Number of sets	28	82	82	82	35 32 or 64*
	Load granularity Update granularity Update policy	32 B 128 B non-LRU	32 B 128 B LRU	32 B 128 B LRU	32 B 128 B LRU	128 B 128 B non-LRU
I 7 data	Physical address indexed	no 6 144 V:P	1006 K:P	no note K:D	no 2.049 K:R	1 526 V:B
L2 data	Line size Hit latency	64 B ~193	4,096 KiB 32 B ∼234	2,048 KiB 32 B ~216	2,048 KiB 32 B ~207	1,536 KiB 32 B ~200
	Populated by cudaMemcpy Physical address indexed	yes yes	yes yes	yes yes	yes yes	yes yes
L1 constant	Broadcast latency Cache size	~27 2 KiB	~24 2 KiB	~25 2 KiB	~25 2 KiB	~30 2 KiB
	Number of sets Associativity	8 4	8	8	8	8
L1.5 constant	Broadcast latency Cache size	~89 >=64 KiB	~96 >=64 KiB 256 B	~87 32 KiB 256 B	~81 32 KiB 256 B	~92 32 KiB 256 B
L2 constant	Broadcast latency	~245	~236	~225	~221	~220
L0 instruction L1 instruction	Cache size Cache size	~12 KiB 128 KiB	8 KiB	8 KiB	8 KiB	8 KiB
L2 instruction	SMX private or shared Cache size	6,144 KiB	private 4,096 KiB	private 2,048 KiB	private 2,048 KiB	private 1,536 KiB
L1 TLB	Coverage	32 MiB	~32 MiB	~32 MiB	~2 MiB	~2 MiB
L2 TLB	Page entry Coverage Page entry	~8,192 MiB 32 MiB	~2,048 MiB 32 MiB	~2,048 MiB 32 MiB	~128 KiB ~128 MiB 2 MiB	~128 KiB ~128 MiB 2 MiB
L3 TLB	Coverage Page entry	-	-	-	~2,048 MiB 2 MiB	~2,048 MiB 2 MiB
Specifications	Processors per chip $(P)$ Max graphics clock $(f_g)$	80 1,380 MHz	56 1,328 MHz	20 1,531 MHz	16 1,177 MHz	13 875 MHz
Shared memory	Size per SMX Size per chip	up to 96 KiB up to 7,689 KiB	64 KiB 3,584 KiB	64 KiB 1,280 KiB	96 KiB 1,536 KiB	48 KiB 624 KiB
	Banks per processor $(B_s)$ Bank width $(w_s)$ No-conflict latency	32 4 B 19	32 4 B 24	32 4 B 23	32 4 B 23	32 8 B 26
	Theoretical bandwidth Measured bandwidth	13,800 GiB/s 12,080 GiB/s	9,519 GiB/s 7,763 GiB/s	3,919 GiB/s 3,555 GiB/s	2,410 GiB/s 2,122 GiB/s	2,912 GiB/s 2,540 GiB/s
Global memory	Memory bus Size Max clock rate (fm)	HBM2 16,152 MiB 877 MHz	HBM2 16,276 MiB 715 MHz	GDDR5 8,115 MiB 3,003 MHz	GDDR5 8,155 MiB 2,505 MHz	GDDR5 12,237 MiB 2,505 MHz
	Theoretical bandwidth Measured bandwidth Measured/Theoretical Ratio	900 GiB/s 750 GiB/s 83.3%	732 GiB/s 510 GiB/s 69.6%	192 GiB/s 162 GiB/s 84.4%	160 GiB/s 127 GiB/s 79,3%	240 GiB/s 191 GiB/s 77.5%

19

# Thank you! Questions welcome

