Microsoft Tech-Ed 2004 Europe



Maximizing Performance of PC Games on 64-bit Platforms



Michael Wall Senior Member of Technical Staff Advanced Micro Devices, Inc.





64-bit PCs: Raise the Bar Again

- Minimum system spec is high!
 Model 3000+ CPU, 512MB RAM, DX9
- 64-bit PCs are <u>Gamers'</u> PCs
- High end moving toward dual-core CPU, 4+GB RAM, PCI Express SLI graphics
- Design games to swamp this machine at max detail settings





Agenda

This talk is for experienced Windows[®] game developers who care about performance

- A very quick look at the 64-bit OS and compatibility
- A quick look at the AMD 64-bit processors & systems
- Maximizing performance of 64-bit games!!
 - Leveraging Large memory
 - Multi-threading for Dual Core CPUs
 - 64-bit Tools, Techniques, and Extra Registers
- Demo: 64-bit code on single-core and dual-core
- Q & A, developer resources







The 64-bit PC is evolutionary

Windows[®] and AMD64 Technology Unifying theme: Designed for Compatibility

- Processor: Native hardware support for 32-bit and 64-bit x86 code
- OS: 64-bit Windows[®] runs 32-bit and 64-bit applications side by side, seamlessly
- Source Code: A single C/C++ source code tree compiles to both 32-bit and 64-bit binaries





Windows[®] for x64-based Systems 32-bit and 64-bit on a single platform

An AMD64-based Processor can run both 32- and 64-bit Windows[®] operating systems



Why the 64-bit Windows® OS Benefits 32-bit Applications

32-bit x86 system

- OS and applications share virtual and physical memory
- Results in a lot of paging of info in and out of memory
- Limits the size of files and datasets

x64-based System

- OS uses Virtual Memory space outside range of 32-bits
- Application has exclusive use of virtual memory space
- OS can allocate each application dedicated portions of physical memory
- Reduces the amount of paging
- Supports larger file and dataset
- sizes



AMD64 Technology: Unique Architectural Advantages

Integrated Memory Controller

 Memory is directly attached to the processor providing high bandwidth, low latency access

64-bit Processor Core

 Compatible with existing x86 applications while providing 64-bit memory addressing capabilities

HyperTransport Technology

 Provides higher bandwidth for efficient I/O activities and a glueless approach to multiprocessing







AMD64 Technology: Addresses Multiprocessing Limitations



- The old Front Side Bus = Front Side Bottleneck!
- CPUs must wait for each other, memory and I/O







Porting and Optimizing for 64-bit

Three different ways to get more performance

- Large Memory!!
 - Virtually unlimited address space
- Multi-threading
 - Take advantage of dual core CPUs
- Extra Registers in 64-bit mode
 - Twice as many General Purpose Registers (GPRs)
 - Twice as many SSE/SSE2 Registers
 - The compiler uses 'em all, and more







Large Memory and Performance

Memory is the obvious 64-bit advantage

- Instruction set implements a full 64-bit virtual address, in full 64-bit registers
- 52-bit physical address (4 million gigabytes)
- Current generation AMD CPUs support a 40-bit physical address (1 Terabyte)









Creative use of big virtual address space

• Map files to memory:

CreateFileMapping and MapViewOfFile

- A single, flat address space for all data
- Let Windows® manage disk and RAM
- Simplified programming model
- Performance scales up naturally with increased physical RAM





AMD64 Dual Core CPU!

Coming soon to a PC near you

- Expected availability in mid-2005
- One chip with 2 CPU cores, each core has separate L1/L2 cache hierarchies
 - L2 cache sizes expected to be 512KB or 1MB
- Shared integrated North-Bridge & Host-Bridge interface
 - Integrated memory controller & HyperTransport[™] links route out same as today's implementation



AMD64 Dual-Core Physical Design

90nm

Approximately same die size as 130nm single-core AMD Opteron™ processor* ~205 million transistors*

95 watt power envelope

Fits into 90nm power infrastructure

940 Socket compatible

- Opteron
- 939 Socket compatible
 - Athlon 64

*Based on current revisions of the design



Developers: Multi-thread Your Code

Two different types of threading

- Functional Threading
 - Different threads perform different tasks
 - Example:
 - Thread #1 does audio decode
 - Thread #2 performs 3D object transformation
 - Thread #3 handles user input
- Data-parallel Threading
 - Threads do the same thing with different data
 - Example:
- -
- Thread #1 animates half of the characters
- Thread #2 animates the other half of the characters





Developers: Multi-thread Your Code

Data-parallel Threading is best for performance

- A very good match for AMD's true dual-core CPUs
 - Two separate cache systems
 - Can hold two separate data streams
 - Two complete CPU cores with FPUs, ALUs, etc.
 - Can process similar workloads concurrently
 - Processing load is well balanced
 - Full utilization of both cores (and 4 cores later)



OpenMP Makes Threading Simple

A "Fork and Join" programming model

- There is a pool of sleeping threads
- Execution is single-thread until a "fork" is reached
- Then Multiple threads proceed in parallel
- Once all threads complete, resume single-thread







Thread Example: game pipeline (don't laugh)



OpenMP Implementation Details

Measured on 64-bit Windows®

- One-time startup overhead for OpenMP

 It's relatively big, but only happens once
- Some overhead for "waking up" a thread and beginning a parallel section
 - Approximately 20k CPU cycles, or ~10us
 - Sanity check: is that too much?
 - 60fps = 16.6ms per frame
 - 10 parallel sections need (10 x 10us) = 100us overhead
 - That's 0.1ms overhead in a 16.6ms frame, less than 1%
 - \rightarrow Thread overhead is quite reasonable







5 Step Plan for 64-bit Porting

Step 1: Get your code "64-bit clean"

- Build your project using the /Wp64 compiler switch
 This switch is supported by 32-bit VS.NET compiler!
- Warns about non-portable code
- Fix it so your project compiles cleanly to 32-bit target
- Then you're ready to use the 64-bit tools







Step 1: cleanup

Clean-up example 1: use new "polymorphic" data types where appropriate

- Original bad code stores a pointer in a LONG
 LONG userdata = (LONG) &max_coordinate;
- When built for a 64-bit target, this will truncate the pointer (64bit value) by storing in a LONG (32-bit size).
- Use LONG_PTR instead: LONG_PTR userdata = (LONG_PTR) &max_coordinate;
- Data type LONG_PTR is "a long the size of a pointer" so it grows to 64 bits when you compile for 64-bit target (like size_t)



Clean-up example 2: a few API calls have been updated

Old API call uses a 32-bit LONG for user data

LONG udat = myUserData; LONG v = SetWindowLong(hWnd, GWL_USERDATA, udat);

New API call replaces the old one: LONG_PTR udat = myUserData; LONG_PTR v = SetWindowLongPtr(hWnd, GWLP_USERDATA, udat);

 The old call is deprecated; the new call works for 32-bit and 64-bit targets, so you can (and should) change all your code





Step 2: build

Get everything to build for 64-bit target

- There may be additional compiler warnings/errors
- Data structure alignment is a common trouble spot
 - Data is "naturally aligned" in structs
 - Pointer members and polymorphic members grow
 - Shared data (e.g. access by assembly code) needs special care
- Data files shared between 32-bit and 64-bit processes may need special handling, especially if they contain pointers
- Skip assembly code porting, for initial 64-bit build





Step 3: measure and analyze!

Benchmark and profile your 64-bit code

- Performance profile may differ from old 32-bit build
 - There are new drivers...
 - and there are new optimized libraries...
 - and a new 64-bit optimizing compiler...
 - all running on new CPU micro-architecture.

Focus optimization efforts on real, measured hot spots!



You may be surprised by where your code spends time



Step 3: measure and analyze

Use AMD CodeAnalyst to profile your 64-bit code!!

Timer-based & event-based profiler

Dependent		ons Papeare				
Cheverysere						
	upon instruct	ions:				
Date of the			A	Date Marco	Real Provide Land	
rocure cycae	Address	Capacitementy	Codebyses	Lett Notes	Ppeze	
3276	0x401430	movipd xmm3_[\$+00032.	66 OF 12 1D 68 2	0		
3277	0:401438	movtpd xmm2_[\$+00032.	66 OF 12 15 CO 2	0		
3277	0x401440	lea eax [rbp-02h]	8D 45 FE	0		
3277	0x401443	lea rdx [rsp+50h]	48 8D 54 24 50	0		
3278	0:401448	lea rcx[rsp=30h]	48 8D 4C 24 30	2		
3278	0x40144D	mov r8d,000003e8h	41 B8 E8 03 00 00	0		1111111111
3270	0x401453	moved xmm0,xmm9	F2 41 0F 10 C1	5		
3315	0x401458	cvtsi2sd xmm1,ebp	F2 OF 2A CD	60		
3315	0x40145C	mulad xmm0, xmm3	F2 0F 59 C3	0		111111111
3320	0x401450	addsd xmm0./\$+00032	F2 0F 58 05 70 2	4		
3320	0x401468	mulad soner1, soner3	F2 OF 59 CB	30		111111111
3320	0x40146C	moved (rep+50h).xmm0	F2 0F 11 44 24 50	0		T TTTTTTT
3321	0x401472	moved (rsp+58h1,xmm0	F2 0F 11 44 24 58	1		
3321	0x401478	moved (rep+60h).xmm0	F2 0F 11 44 24 60	1		
3321	0x40147E	moved (rep+68b) ymm0	F2 0F 11 44 24 58	1		
3324	0+401484	cydai2ad yme@ eav	F2 OF 24 CD	32 Back conflict		
1124	0+401400	added upon 1 upon 2	F2.0F 50.CA	3		
3330	0+401480	lea eav Irbn. (1b)	80 45 FF	0		
	01401405	sea earr furthround	00 49 77	0		



You can get a detailed pipeline view of critical code sections



CodeAnalyst can be downloaded at www.amd.com developer section

Step 4: optimize

Tune for maximum 64-bit performance

- AMD64 technology offers 8 extra GPRs and 8 extra SSE registers... all used by the compiler
- Many old C/C++ tricks still work, some extra-well

 The compiler optimizes, but you can help it at source level
- Compiler intrinsic functions for SSE, SSE2 and other funcs

- Portable across 32-bit and 64-bit targets, compiler does reg allocation

 Assembly code can still be used for absolute max performance

– Vectorize your 64-bit SSE code, tweak instruction scheduling, etc.

Step 4: optimize

- Use the 64-bit compiler's optimization features
- Good ol' standard optimization switches
 - Compile with /O2 or /O2b2, and use /fp:fast
- Whole Program Optimization (WPO)
 - Compile with /GL and link with /LTCG
 - Enables more function inlining, other cross-module improvements
- Profile Guided Optimization (PGO or "Pogo")
 - Build instrumented binaries, run your workload, re-link
 - Can improve function layout (I-cache usage) and branch flow



Libc 64-bit functions are optimized

- example: Memcpy performance 64 vs. 32

bytes	clocks	clocks	relative
copied	64-bit	32-bit	performance
4	68	77	113.24%
10	41	42	102.44%
50	49	67	136.73%
100	53	63	118.87%
200	55	90	163.64%
500	111	330	297.30%
1000	166	451	271.69%
5000	667	1288	193.10%
10000	1297	2533	195.30%
50000	22606	22127	97.88%
100000	58451	52863	90.44%
500000	250190	266773	106.63%
1000000	669057	2040253	304.94%
5000000	4074051	10867828	266.76%



Not polluting L2 cache in 64-bit memcpy



DEV 430

Step 4: optimize

- C/C++ optimization example 1: special loop unrolling for greater parallelism
- The compiler unrolls loops automatically, but manual unrolling can introduce *explicit parallelism*

```
double a[100], sum = 0.0;
for (int i = 0; i < 100; i++) {
        sum += a[i]; // no parallelism possible
}
```

 The compiler must use a single "sum" and perform addition in-order, creating a long dependency chain and leaving execution units idle much of the time



How can this be improved?

 Manually unroll the loop into *parallel dependency* chains

double a[100], sum, sum1, sum2, sum3, sum4;	The switch
sum1 = sum2 = sum3 = sum4 = 0.0;	/fp:fast
for (int i = 0; i < 100; i += 4) { sum1 += a[i]: // these four	can do this
sum2 += $a[i+1];$ // chains can	automatically
<pre>sum3 += a[i+2]; // run in</pre>	in many cases.
<pre>sum4 += a[i+3]; // parallel</pre>	
}	Use it!
<pre>sum = sum1 + sum2 + sum3 + sum4;</pre>	

- With 4 separate dependency chains the execution units can be kept busy with pipelined operations... over 3x faster here!
- This trick is particularly advantageous in more complex loops with AMD64 technology because of all the registers available.

C/C++ optimization example 2: aliasing

 Perhaps the biggest optimization roadblock for the compiler is *aliasing*. Pointers may step on each others' data

- The compiler must be cautious, and write to memory for each loop iteration. It cannot safely keep the sum "a" in a register.
- How can this be improved?



- Use the ____restrict keyword to help the compiler
- Apply your external knowledge that *a does not alias *b or *c

- Now the compiler can safely keep the sum in a register, and avoid many memory writes.
- Read more about keyword <u>restrict</u>, declspec(restrict) and declspec(noalias) in Microsoft docs. They are powerful.



C/C++ optimization example 3: struct data packing

- Structure data members are "naturally aligned"
- Padding may get added when you compile for 64-bit struct foo_original { int a, void *b, int c };
- 12 bytes in 32-bit mode, but 24 bytes in 64-bit mode!
- Fix it by re-ordering elements for better packing struct foo_new { void *b, int a, int c };
- 12 bytes in 32-bit mode, only 16 bytes in 64-bit mode.
- Also re-order struct elements for better cache localit



C/C++ optimization example 4: replace a pointer with smaller data

- Structures with many pointers may get bloated
 - Pointers may not need full 64-bit range
 - Replace pointer with INT, WORD, or BYTE index

```
struct foo_original { thing *a, int b, ... };
My_Thing = *(foo_original.a);
```

```
struct foo_new { int a, int b, ... };
My_Thing = Thing_Array[foo_new.a];
```



Compiler intrinsic examples: SSE and SSE2

__m128 _mm_mul_ss(__m128 a, __m128 b);

SSE MULSS scalar single-precision multiply instruction

__m128d __mm_add_pd(__m128d a, __m128d b);

SSE2 ADDPD packed double-precision add instruction

__m128i __mm_load_si128(__m128i *p);

SSE2 MOVDQA instruction for 128-bit integer

__m128d _mm_set_pd(double x, double y);

SSE2 initialize a packed vector variable

__m128d __mm_setzero_pd();

SSE2 XORPD initialize packed double to zero

_m128i _mm_cvtsi32_si128(int a);

SSE2 MOVD load a 32-bit int as lower bits of SSE2 reg



Compiler intrinsic examples: other goodies

void __cpuid(int* CPUInfo, int InfoType);

for detecting CPU features

unsigned __int64 __rdtsc(void);

for reading the timestamp counter (cycle counter) and accurately measuring performance of critical code sections _int64 _mull28(__int64 Multiplier, __int64 Multiplicand,

___int64 *HighProduct);

fast multiply of two 64-bit integers, returning full 128-bit result (lower 64 bits are return value, upper 64 bits by indirect pointer)

_int64 __mulh(__int64 a, __int64 b);

fast multiply of two 64-bit integers, returning the high 64 bits
void _mm_prefetch(char* p, int i);

software prefetch instruction for reading data into CPU cache
void _mm_stream_ps(float* p, __m128 a);
streaming store of data to memory, bypassing CPU cache



C/C++ optimization example 5: cache control

- Data can be fetched with "non-temporal" tag _mm_prefetch ((char *) foo_ptr, _MM_HINT_NTA);
- Loads a 64-byte cache line into L1, won't disturb L2
- Streaming store: write directly to memory, not to cache _mm_stream_ps ((float *) foo_ptr, var_128);
- var_128 is type __m128 (really an SSE register)
- A bit awkward, pack 16 bytes and write to aligned address
- Four 16-byte packets = 64-byte write-combine buffer.





Assembly code, if you're man enough

- Assembly code is still worthwhile for maximum performance in certain critical inner loops
- In-line _asm code is not supported for 64-bit code, use MASM 64
- Pay attention to prolog/epilog, it's different... and faster
 - Values passed in registers, rarely pushed on stack
 - Certain regs are volatile, others are non-volatile
- Be careful about data layout: 64-bit code may be different (pointers grow from 4 to 8 bytes)

GameDevelopers Conference AMD64 (x64) Assembly Programmer's Model <u>15 7 0</u> <u>63</u> 31 ln x86 Added by AMD64 AHA technology <u>127</u> S G X S Ρ 8 Ε R 7

Assembly code example: software pipelining • asm code, calculates Mandelbrot set

movapd	xmm2,	xmm0;	
mulpd	xmm2,	xmm1;	c = z_real x z_imag
mulpd	xmm0,	xmm0;	a = z_real x z_real
mulpd	xmm1,	xmm1;	b = z_imag x z_imag
subpd	xmm0,	xmm1;	z_real = a - b
addpd	xmm2,	xmm2;	c = c x 2
addpd	xmm0,	xmm12;	z_real = z_real + <mark>c_real</mark>
movapd	xmm1,	xmm2;	
addpd	xmm1,	xmm13;	z_imag = c + c_imag

 Lots of data dependencies limiting performance, what can we do to fix that?

• Use the extra registers: implement software pipelining

movapd xmm2, xmm0; xmm6, xmm4; movapd xmm2, xmm1; $c = z_real x z_imag$ mulpd mulpd xmm6, xmm5; mulpd xmm0, xmm0; a = z_real x z_real mulpd xmm4, xmm4; mulpd xmm1, xmm1; b = z_imag x z_imag mulpd xmm5, xmm5; xmm0, xmm1; subpd $z_real = a - b$ xmm4, xmm5; subpd xmm2, xmm2; addpd $c = c \times 2$ addpd xmm6, xmm6; addpd xmm0, xmm12; z_real = z_real + c_real xmm4, xmm14; addpd movapd xmm1, xmm2; xmm5, xmm6; movapd addpd xmm1, xmm13; z_imag = c + c_imag addpd xmm5, xmm15;

No need to overlay the two chains quite this tightly.

The CPU re-orders instructions aggressively, so dependency chains only need to be reasonably close together.

For max performance... *experiment!*



 Working 2 independent data sets makes the code run 35% faster here! Microsoft Tech-Ed 2004 Europe



Step 5: beverage

- After you have your 64-bit code running like blazes...
- Enjoy a beverage of your choice
- Don't skip this step







Demo results: dependency chains

- Inserting a second dependency chain in the loop dramatically improves performance on both 32-bit and 64-bit
- · 64-bit code benefits more, because of the extra SSE regs
- 64-bit mode provides a 30%+ boost over 32-bit mode

		<u>32-bit</u>	64-bit	
	1 chain	.92 Gflop	1.01 Gflop	~10% 64-bit benefit
	2 chains	1.31 Gflop	1.72 Gflop	~30% 64-bit benefit
N	Chain gain	= 42%	70%	
GDC				

Demo results: multi-threading

• OpenMP support in Visual Studio 2005 Whidbey -The main loop was threaded with a single pragma!

#pragma omp parallel for

-OpenMP automatically figures out how many threads

- Almost 2x the performance on dual-core or 2P -True dual-core can give true dual performance
- Performance will scale up automatically as more cores or CPUs are added

Threading is the Way Forward for performance







Summary

- Windows x64 has excellent backward compatibility
- Porting to 64-bit mode is not too hard
- 64-bit code has performance advantages





Call to Action

- Test all your 32-bit games on Windows x64
 - -99% will just work fine
 - –1% need tweaks (replace 16-bit installer, tweak OS version detection)
 - -All drivers need to be ported

Port to 64-bit mode and optimize performance

-Familiar tools, classic optimization techniques, plus a few new ones

Multi-thread your game to leverage dual-core!

-OpenMP makes multi-threading very straightforward -Relevant in every application segment



Resources

Start now, on your 64-bit porting/optimization project

- Compile with /Wp64 all the time for both 32-bit and 64bit, and use /O2b2 /GL /fp:fast for 64-bit, and use Profile Guided Optimization. See MSFT docs on PGO, OpenMP!
- Go to amd.com and get all the AMD developer docs

 "Develop with AMD" and "AMD64 Developer Resource Kit", Optimization Guide, Programmer's Manuals, etc.
 - -Download and use the CodeAnalyst profiler, for 32 and 64-bit code
 - -Learn how to use the 64-bit PSDK compiler with VS 6 and .NET
 - -Other presentations, including TechEd and GDC 2003+2004

–AMD Developer Center in Sunnyvale, CA! Visit us, or remote access

mike.wall@amd.com

More Resources

- Go to MSDN and get the x64 Customer Preview OS, Platform SDK tools, Visual Studio 2005 Whidbey beta
 - -Latest Windows x64 build and Platform SDK on WindowsBeta
 - -Current x64 Platform SDK based on VC6.0 libs; for 7.1 ATL/MFC, CRT, STL lib files: e-mail libs7164@microsoft.com
 - -DirectX for x64: already released in DirectX 9.0 SDK
- Go to MSDN and Microsoft.com for more docs
 - -Search for 64-bit, AMD64, x64 or "64-bit Extended"
 - -Read about new 64-bit compiler features, OpenMP, intrinsics, etc.
 - Especially read about "Whidbey" performance optimization features

OpenMP is simple and powerful www.openmp.org



AMD, the AMD Arrow logo and combinations thereof are trademarks of Advanced Micro Devices, Inc. Microsoft and Windows are registered trademarks of Microsoft Corporation. Other product names used in this presentation are for identification purposes only and may be trademarks of their respective companies.