

NVDIMM-N Cookbook: A Soup-to-Nuts Primer on Using NVDIMM-Ns to Improve Your Storage Performance

Jeff Chang
VP Marketing and Business Development, AgigA Tech
Arthur Sainio
Director Marketing, SMART Modular

SNIA Legal Notice



- The material contained in this tutorial is copyrighted by the SNIA unless otherwise noted.
- Member companies and individual members may use this material in presentations and literature under the following conditions:
 - Any slide or slides used must be reproduced in their entirety without modification
 - The SNIA must be acknowledged as the source of any material used in the body of any document containing material from these presentations.
- This presentation is a project of the SNIA Education Committee.
- Neither the author nor the presenter is an attorney and nothing in this presentation is intended to be, or should be construed as legal advice or an opinion of counsel. If you need legal advice or a legal opinion please contact your attorney.
- The information presented herein represents the author's personal opinion and current understanding of the relevant issues involved. The author, the presenter, and the SNIA do not assume any responsibility or liability for damages arising out of any reliance on or use of this information.

NO WARRANTIES, EXPRESS OR IMPLIED. USE AT YOUR OWN RISK.

Abstract



Non-Volatile DIMMs, or NVDIMMs, have emerged as a go-to technology for boosting performance for next generation storage platforms. The standardization efforts around NVDIMMs have paved the way to simple, plug-n-play adoption. If you're a storage developer who hasn't yet realized the benefits of NVDIMMs in your products, then this tutorial is for you! We will walk you through a soup-to-nuts description of integrating NVDIMMs into your system, from hardware to BIOS to application software. We'll highlight some of the "knobs" to turn to optimize use in your application as well as some of the "gotchas" encountered along the way.

Learning Objectives

- Understand what an NVDIMM is
- Understand why an NVDIMM can improve your system performance
- Understand how to integrate an NVDIMM into your system

NVDIMM Cookbook

A User Guide that describes the building blocks and the interactions needed to integrate a NVDIMM into a system




- Part I
 - NVDIMM
- Part II
 - BIOS
- Part III
 - OS (Linux)
- Part IV
 - System Implementations & Use Cases

The "Ingredients"









Part 1 NVDIMM

JEDEC NVDIMM Taxonomy



Single letter designator - combines the media technology (NAND, etc) and the access mechanism (byte, block, etc.)

NVDIMM-N

- Memory mapped DRAM. Flash is not system mapped.
- Access Methods -> direct byte- or block-oriented access to DRAM
- Capacity = DRAM DIMM (1's 10's GB)
- Latency = DRAM (10's of nanoseconds)
- Energy source for backup

NVDIMM-F


- Memory mapped Flash. DRAM is not system mapped.
- Access Method -> block-oriented access through a shared command buffer,
 i.e. a mounted drive.
- Capacity = NAND (100's GB 1's TB)
- Latency = NAND (10's of microseconds)

NVDIMM-P

- Memory mapped Flash and memory mapped DRAM
- Supported -> Load/Store, Emulated Block
- Two access mechanisms: persistent DRAM (–N) and also block-oriented drive access (–F)
- Capacity = NVM (100's GB 1's TB)
- Latency = NVM (100's of nanoseconds)




- Plugs into JEDEC Standard DIMM Socket
- Appears as standard RDIMM to host during normal operation






- When health checks clear, NVDIMM can be armed for backup
- NVDIMM can be used as persistent memory space by the host






• During unexpected power loss event, DRAM contents are moved to NAND Flash using Supercaps for backup power






- When backup is complete, NVDIMM goes to zero power state
- Data retention = NAND Flash spec (typically years)






 When power is returned, DRAM contents are restored from NAND Flash






- DRAM handed back to host in restored state prior to power loss
- Rinse and repeat



NVDIMM Entry Process using ADR(Asynchronous DRAM Re-fresh)






Letters correspond to the timing diagram on the next page

SAVE Operation





NVDIMM-N DDR4 Platform HW Support/JEDEC Standardization



- DDR4 12V Power Pins (1, 145) standardized
- DDR4 SAVE_n Pin (230) standardized
 - Bi-directional SAVE_n to indicate SAVE completion
- EVENT_n asynchronous event notification
- I2C Device Addressing
- 12V in DDR4 simplifies NVDIMM power circuitry and cable routing
 - One cable needed between NVDIMM and BPM (Backup Power Module)
 - No cable needed if Host provides 12V backup power via DDR4 12V



DDR4 Legacy vs. JEDEC Comparison



Туре	Features	I st Gen Legacy	2 nd Gen JEDEC
NVDIMM/ Firmware Hardware	NV controller registers controlled by Host via i2c	Yes	Yes
	DDR4 12V Power Pins (1,145)	Yes	Yes
	DDR4 SAVE_n Pin (230)	Yes	Yes
	NVDIMM Controller EVENT# Pin (78)	Yes	Yes
	SPD for NVDIMM representation	In Part number	JEDEC SPD
	NV Controller registers	DDR3 compatible	JEDEC Registers
	Memory Interface to Host	RDIMM	RDIMM/LRDIMM
	JEDEC Raw Cards	None	LRDIMM
System/ OS/ BIOS/ MRC	OS Driver (Block and Load/Store) - Block w/b first	DDR3/4 compatible	 New ACPI 6.0 and PMEM library compatible – Hardware Agnostic
	NVDIMM Aware Kernel (Direct Access support)	Intel patch for 3.14No support for JEDEC	3.20 or higher –Hardware Agnostic
	Intel MRC Changes to support NV Vendor	 Yes - uses DDR3/4 MRC on Haswell 	New MRC is requiredHardware Agnostic
	BIOS to support NV Vendor	 Yes - Insyde/AMI support Intel MRC 	New BIOS is requiredHardware Agnostic
	Direct Access (DAX) support for NVDIMM-N modules in Ext4	Yes	Yes - eliminates the page cache layer completely.Hardware Agnostic
	OS NVDIMM Detection	E820 table type 12	ACPI 6.0 or higher/E820 table type 7
	ADR support	Yes	Yes
	EVENT support – Output	Supplier dependent	Yes
	SAVE_n support - Input	Yes	Yes
	12V support to connector - Input	Via Auxiliary	Yes
	12V support Type	Source Supercap	Source SupercapBackup operation



Part 2 BIOS

NVDIMM-N BIOS Support Overview




NVDIMMs rely on the BIOS/MRC (Memory Reference Code)

- Detect NVDIMMs
- 2. Setup Memory Map
- 3. ARM for Backup
- 4. Detect AC Power Loss
- 5. Flush Write Buffers
- RESTORE DataOn Boot
- 7. I2C R/W Access



Standard BIOS Flow






Memory Reference Code (MRC) module provides the memory initialization procedure. This module is maintained by Intel (for Intel-based platforms of course) and released to all BIOS vendors.

NVDIMM Supported BIOS Flow






NVDIMM support: Major change in MRC module, minor change in E820 module

NVDIMM Cookbook

NVDIMM Restore/Recovery MRC Flow





E820 Table Example



 E820 is shorthand to refer to the facility by which the BIOS of x86-based computer systems reports the memory map to the operating system or boot loader.


```
[root@localhost Desktop]# dmesg |grep e820
BIOS-e820: 0000000000000000 - 000000000009ac00 (usable)
BIOS-e820: 000000000009ac00 - 00000000000000000
                                                (reserved)
BIOS-e820: 0000000000000000 - 000000000100000 (reserved)
BIOS-e820: 0000000000100000 - 000000007d4a1000 (usable)
BIOS-e820: 000000007d4a1000 - 000000007d4e0000 (reserved)
BIOS-e820: 000000007d4e0000 - 000000007d5f6000 (ACPI data)
BIOS-e820: 000000007d5f6000 - 000000007e1ff000 (ACPI NVS)
BIOS-e820: 000000007e1ff000 - 000000007f271000 (reserved)
BIOS-e820: 000000007f271000 - 000000007f272000 (usable)
BIOS-e820: 000000007f272000 - 000000007f2f8000 (ACPI NVS)
BIOS-e820: 000000007f2f8000 - 000000007f800000 (usable)
BIOS-e820: 0000000080000000 - 0000000090000000 (reserved)
BIOS-e820: 00000000fed1c000 - 00000000fed20000 (reserved)
                                                           the nvdimm memory address
BIOS-e820: 00000000ff000000 - 0000000100000000 (reserved)
                                                           arrange in e820 map
BIOS-e820: 0000000100000000 - 0000000200000000 type 12
e820 update range: 0000000000000000 - 0000000000000 (usable) ==> (reserved)
e820 update range: 0000000000000000 - 000000000001000 (usable) ==> (reserved)
e820 remove range: 0000000000000000 - 0000000000100000 (usable)
e820 update range: 0000000080000000 - 0000000100000000 (usable) ==> (reserved)
```

Note: ACPI 6.0 defines Type 7 for Persistent Memory

Additional BIOS Considerations



- BIOS also presents various menu options to setup NVDIMM operation
- Examples:
 - Enable ADR
 - Enable RESTORE
 - Enable ARM in BIOS
 - Write Cache options



Legacy vs JEDEC I2C Register Implementation




- BIOS implementations for DDR3 platforms and prior were specific to an NVDIMM vendor's command set (although high level commands were common)
- Early DDR4 platforms also followed this same basic method. BIOS with MRC 1.10 to 1.14 all have Vendor Specific I2C support
- JEDEC I2C release date and MRC version not determined
- MRC with JEDEC I2C Register Support will most likely also include BIOS support for ACPI 6.0, NFIT (NVDIMM Firmware Interface Table), and DSM (Driver Specific Method), cf. http://pmem.io



Part 3
OS (Linux)

Generic OS Driver Stack: Block I/O Transition to Load / Store






Linux NVDIMM Software Architecture

Mgmt






Block


What's available in Linux 4.2 Kernel?





Linux Work in progress





References


- https://www.kernel.org/
- http://pmem.io
 - http://pmem.io/documents/NVDIMM_Namespace_Spec.pdf
 - http://pmem.io/documents/NVDIMM_Driver_Writers_Guide.pdf
 - http://pmem.io/documents/NVDIMM_DSM_Interface_Example.pdf




Part 4 System Implementations & Use Cases

DDR4 NVDIMM-Enabled System Examples SNIA







NVDIMM-N DDR4 Platform Energy Source Options



JEDEC JC45.6 Byte Addressable Energy Backed Interface




Figure 1: NVDIMM overview


Population Rules




- There are no NVDIMM specific population rules
 - Normal DIMM population rules still apply(ex RDIMMs and LRDIMMs can't be mixed)
 - NVDIMMs and normal DIMMs may be mixed in the same channel
 - NVDIMMs from different vendors may be mixed in the same system and even the same channel.
- How the DIMMs are installed in a system will affect performance, so thought should be put into how DIMMs are populated
- NVDIMM population tips
 - Interleaving DIMMs within a channel provides a very small performance benefit
 - Interleaving DIMMS across a channel provides a very large performance benefit
 - Two DIMMs of the same type should not be installed in the same channel unless all other channels in the system have at least one of that type DIMM.

Example Optimal Interleaves







Has a 4-way Interleave between normal DIMMs, and optionally a 2-way interleave between the NVDIMMs



Has a 4-way Interleave between normal DIMMs



Has a 4-way Interleave between normal DIMMs, and optionally a 4-way interleave between the NVDIMMs



Has a 2-way Interleave between normal DIMMs, and optionally a 2-way interleave between the NVDIMMs


Use Cases



- In Memory Database: Journaling, reduced recovery time, Ex-large tables
- *Traditional Database:* Log acceleration by write combining and caching
- *Enterprise Storage:* Tiering, caching, write buffering and meta data storage without an auxiliary power source
- Virtualization: Higher VM consolidation with greater memory density
- *High-Performance Computing:* Check point acceleration and/or elimination
- NVRAM Replacement: Higher performance enabled by removing the DMA setup/teardown
- Other: Object stores, unstructured data, financial & real-time transactions

Application Example: Storage Bridge Bay (SBB)






Shadow Writes Required for Failover

SBB: A Simpler/Better/Faster Way





Also a better alternative to Cache-to-Flash implementations:

- Separate failure domain
- No battery maintenance
- System hold-up requirements significantly less severe
- 4x write latency performance improvement

Advantages of NVDIMMs for Applications



Legacy HDD/SSD Solution

- Persistent data stored in HDD or SSD tiers
- Slow & unpredictable software stack









- Persistent data stored in fast DRAM tier
- Removes software stack from data-path

Write Buffers Persistent Caches

















Accelerates SW-Apps!

- DRAM class latency & thru-put for persistent data
 - 1000X lower latency
 - 10X+ throughput increase

The value is in application acceleration




Thank You!

Attribution & Feedback



The SNIA Education Committee thanks the following Individuals for their contributions to this Tutorial.

Authorship History Jeff Chang/Arthur Sainio - June 2015



Please send any questions or comments regarding this SNIA Tutorial to <u>tracktutorials@snia.org</u>